DP83867IS: Review of the schematic required for current design

Vivin Rane

Part Number: DP83867IS

Need someone from TI to verify current design with DP83867IS ethernet PHY with T4080 processor from NXP. Using a built in magnetic port as in schematic. Need to check that if it is compatible and any other item which seems incompatible. Also the IOs are set to 1.8V through processor. To check if voltage translation is required.

over 8 years ago

0 Ross Pimentel over 8 years ago

TI__Mastermind 23675 points

Hi Vivin,

Please send the schematic and we will review it.

Thank you,
Ross

0 Vivin Rane over 8 years ago in reply to Ross Pimentel

Prodigy 70 points

Attached file. These sheets contain only the pages related to the PHY. Let us know if you need additional details.TI PHY sheets.pdf

0 Rob Rodrigues over 8 years ago in reply to Vivin Rane

TI__Mastermind 19780 points

Hi Vivin,

See the attached comments in my review of your DP83867IS schematic.

TI PHY sheets_rr.pdf

Best Regards,

0 Vivin Rane over 8 years ago in reply to Rob Rodrigues

Prodigy 70 points

Made the changes.Let me know if everything looks good.4382.TI PHY sheets.pdf

0 Rob Rodrigues over 8 years ago in reply to Vivin Rane

TI__Mastermind 19780 points

Vivin,

Please DNP R836, or entirely delete it. It appears in parallel R846 and it will cause the device to strap into incorrect mode.

RX_CTRL pin 38 is tied directly to ground, please place a mode 3 strap on this pin.

The decoupling cap pairs should be 1uF and .1uF on each pin. You have placed only .1uF pairs.

Thanks,

Interface

Interface forum

DP83867IS: Review of the schematic required for current design