A related question is a question created from another question. When the related question is created, it will be automatically linked to the original question.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
1). Please use SigconArchitect GUI. To set CTLE and DFE, please go to SigconArchitect "High Level Page" tab. Then you can select "RX EQ/DFE" tab. This specifies different adapt modes.
2). Using SigconArchitect GUI, please got to "High Level Page" tab and then "Device Status" tab.
To know the exact register settings, there are two ways we can do this:
1- Please note data sheet section 7.5.1.12. To read equalizer settings, you can read reg 0x52. Also, this section specifies how to manually set equalizer settings as well.
2- Please go to SigconArchitect "Low Level Page". In this tab you can read register values.
You can make changes in the GUI and then compare low level register settings to know the exact changes made by SigconArchitect.
Greetings,
Yes you can read DFE weight by reading regs 0x71 through 0x75. In majority of applications, I believe tap 1 seems to have the highest influence. Suggestion is to use SigconArchitect and fine tune DFE settings. Then go to the low level page to get the exact register settings.
Regards,,nasser
When adaptive mode was 2, it was confirmed that the value of 0x52 of "Low Level Page" was changing automatically. After that, on the "High Level Page" tab, the adaptive mode was set to 0, and the CTLE setting was changed. However, when 0x52 of "Low Level Page" was confirmed, it was the same value as before CTLE change. Is this correct?
You will also need to override the register bit at 0x2D[3]. This bit must be set to [1] in order to override the current CTLE value with a new value in register 0x03[7:0].
