• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 32 subscribers
  • Views 1017 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

SN75DPHY440SS: Could our re-timer's MIPI Lane be change or swap casually?

George Liu1
Intellectual 1570 points
Part Number: SN75DPHY440SS

Hi Sir,

Could our re-timer's MIPI Lane be changed or swap casually? 

For example, Lane0/Lane1 swap & Lane2/Lane3 swap.

If so, could you please guide us how to do that?

Thanks,

George

  • 0
    TI__Guru**** 165001 points

    George 

    It depends on whether this is a DSI or a CSI-2 application.

    For DSI

    One of the four lanes is used for back channel communications between GPU and DSI panel. DPHY440’s lane 0 is the only lane that supports the back channel. For this reason, DPHY440 lane 0 must always be connected to lane 0 of GPU and panel.

    For CSI-2

    The DPHY440 supports 4 CSI-2 DPHY lanes plus a clock. Unlike DSI, CSI-2 does not have a back channel path. Because of this, there is no requirement on lane ordering. Because there is no lane ordering requirement, there are more combinations which can be implemented. All possible combinations are supported by the DPHY440. For all CSI-2 implementations, the polarity must be maintained between the CSI-2 Source and CSI-2 Sink. The DPHY440 does not support polarity inversion.

    Thanks

    David