We have a setup where there’s a chance this part could be powered off while the FPGA driving it could be powered on. Is there any information on if this will cause the board VCC plane to be powered up in this case? We have the enable lines setup as direction so if one is high the other is low and these have no digital control.
Thanks!
