• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 31 subscribers
  • Views 199 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Original question:

SN65LVPE501: Why does not this SN65LVPE501 connect PCIe reference clock between host and device?

SN65LVPE501: Where is the layout guide of SN65LVPE501?

Zunbae Moon1
Prodigy 20 points
Part Number: SN65LVPE501

Dear All,

Could you let me know where can I find the layout guide of SN65LVPE501?

Thanks much, Zunbae

  • 0
    TI__Mastermind 43795 points

    Hi Zunbae,

    I do not have a layout guide specific to the SN65LVPE501.  The latest PCIe recommendations are listed below.

    1. Use 0201 or 0402 sized AC coupling capacitors.

    2. Use 0.22uF capacitor values.

    3. Target 85 Ohm differential impedance for PCIe applications

    4. Target 100 Ohm differential impedance for non-PCIe applications

    5. Follow the land pattern example in the datasheet

    6. Place a 0.1uF decoupling capacitor close to each VDD pin

    Regards,

    Lee