TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] How can I ensure a successful PCIe Gen5 design?

    Nicholaus_Malone
    Nicholaus_Malone
    3 Tips for a successful PCIe Gen5 design With PCIe datarates increasing to 32Gbps in the latest PCIe Gen5 specification, PCIe has allowed for data higher throughput than ever before. Unfortunately, higher data rates can also mean more signal integrity…
    • Answered
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate free-running 125MHz clock from DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate free running clock of 125MHz on the CLKOUT pin of DP83867 (synced with local reference clock on XI pin) : program register 0x0170[12:8] = 01000
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate recovered clock using DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate clock in sync with the link-partner (recovered clock of 125MHz or 25MHz) on the CLKOUT pin of DP83867 : program register 0x0170[12:8] = 00000 for 125MHz program register 0x0170[12:8] = 00100 for 25MHz Note…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] ESD and TVS Protection Devices: All Technical Documentation

    Chris Murphy
    Chris Murphy
    Application Notes Protecting Automotive Can Bus Systems from ESD Overvoltage Events ESD and Surge Protection for USB Interfaces Automotive SerDes ESD Protection MSP430 System-Level ESD Considerations (Rev. B)…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TD510E: Can we use a transformer instead of Capacitor for AC coupling on the MDI side for DP83TD510?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TD510E Yes, transformer can be used for filtering out the DC signal when the data is passing through the MDI side. In fact, we use transformer to filter out the AC signal in the Power over Data Line (PoDL) application. Here are the…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] What is the difference between RMII slave signaling and RMII master signaling?

    Hillman Lin
    Hillman Lin
    RMII slave signaling is connecting 50MHz Crystal to two XI pin of the PHY and/or MAC RMII master signaling is connection 25MHz Crystal to one Master and provide a 50MHz reference lock through REF_CLK pin to the XI pin of the slave side. Slave side does…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC812R-Q1: How can I connect PHYs back to back over RMII?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TC812R-Q1 There are two type of mode that RMII can support: RMII normal mode and RMII Repeater mode: RMII normal mode is also known as MAC to PHY RMII connection. This mode is set as default mode in DP83TC812 so it did not need…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC811S-Q1: Why is Slave/Managed mode PHY linking up with Master/Autonomous PHY link partner?

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83TC811S-Q1 Other Parts Discussed in Thread: DP83TC811R-Q1 When using DP83TC811S-Q1 (or DP83TC811R-Q1), and setting the PHY into managed mode as a slave device via bootstrapping settings, if this device is connected to a master link partner…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UH949-Q1: Disable HDCP to work with UB Deserializer

    Alex Reid1
    Alex Reid1
    Part Number: DS90UH949-Q1 Hello, My customer would like to use DS90 UH949 -Q1 devices in place of the DS90 UB949A -Q1 to keep production running. In reviewing the details they have the following questions. Can the HDCP function be disabled? If…
    • Answered
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] Why am I getting "clause-45 not supported" and "error-95" errors with PHY drivers?

    Vikram Sharma
    Vikram Sharma
    Possible reason can be : - "phy_read_mmd" and "phy_write_mmd" are not supported in your kernel version (if version is old). Possible solution to be evaluated : - Change "phy_write_mmd" to "phy_write_mmd_indirect" function and do the corresponding…
    • over 3 years ago
    • Interface
    • Interface forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Suggested Answer

    Compiler/SN65DP141: Not able to see the slave address of this part number 0 Locked

    140 views
    1 reply
    Latest over 5 years ago
    by David (ASIC) Liu
  • Suggested Answer

    TS3DV642: when will TS3DV642 enter power-down mode 0 Locked

    214 views
    1 reply
    Latest over 5 years ago
    by David (ASIC) Liu
  • Suggested Answer

    SN75DPHY440SS: Does the retimer can support two camera devices? 0 Locked

    245 views
    1 reply
    Latest over 5 years ago
    by David (ASIC) Liu
  • Not Answered

    SN65DP141: Not able to find the device slave address. 0 Locked

    269 views
    1 reply
    Latest over 5 years ago
    by David (ASIC) Liu
  • Suggested Answer

    SN65DSI86: PRBS7 Pattern for Signal Electrical Testing 0 Locked

    731 views
    1 reply
    Latest over 5 years ago
    by David (ASIC) Liu
  • Suggested Answer

    SN65DPHY440SS: Is Suitable considering low MIPI clock and lengthy cable: 0 Locked

    754 views
    10 replies
    Latest over 5 years ago
    by David (ASIC) Liu
  • Suggested Answer

    DS90UB933-Q1: does 933 have GPI? 0 Locked

    312 views
    3 replies
    Latest over 5 years ago
    by Casey McCrea
  • Not Answered

    DS90UB947-Q1: some time the display will blurred screen when power up 0 Locked

    272 views
    1 reply
    Latest over 5 years ago
    by Casey McCrea
  • Not Answered

    TCAN4550: How to TEST tcan4550 evm board using linux driver 0 Locked

    537 views
    1 reply
    Latest over 5 years ago
    by Jonathan Nerger
  • Suggested Answer

    SN65HVD06: What is the difference between SN65HVD06 and normal RS485 0 Locked

    357 views
    4 replies
    Latest over 5 years ago
    by Ravi Singh
  • Answered

    TS3USB221A: TS3USB221A: About 1.8V for nD+ and nD- USB port with 3.3Vcc 0 Locked

    261 views
    1 reply
    Latest over 5 years ago
    by Brian Zhou
  • Not Answered

    TCAN4550: data rate is always 1Mbps 0 Locked

    465 views
    5 replies
    Latest over 5 years ago
    by Jonathan Nerger
  • Not Answered

    TCAN330: CAN short to GND when communicating is on going 0 Locked

    579 views
    5 replies
    Latest over 5 years ago
    by Eric Hackett
  • Suggested Answer

    TUSB4020BI: VBUS voltage 0 Locked

    456 views
    1 reply
    Latest over 5 years ago
    by JMMN
  • Suggested Answer

    DS90UB954-Q1: Can two different types of cameras use a TI954 to deserialize? 0 Locked

    389 views
    1 reply
    Latest over 5 years ago
    by Hamzeh Jaradat
  • Answered

    DP83867IR: Issue in RGMII Tx communication between FPGA and PHY. 0 Locked

    2467 views
    3 replies
    Latest over 5 years ago
    by Nikhil Krishnan Raveendranath
  • Answered

    TVS3300: Test Condition 0 Locked

    503 views
    4 replies
    Latest over 5 years ago
    by Ryuuichi machida
  • Suggested Answer

    The lowest power consumption of isolated RS485 0 Locked

    337 views
    2 replies
    Latest over 5 years ago
    by Dushmantha Rajapaksha
  • Suggested Answer

    HD3SS6126EVM: sch and board files for HD3SS6126EVM 0 Locked

    388 views
    4 replies
    Latest over 5 years ago
    by Brian Zhou
  • Answered

    DS90UH949-Q1: HDMI HDCP certification fail 0 Locked

    423 views
    3 replies
    Latest over 5 years ago
    by Michael.Walker
<>