TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] DP83822I: Link up debug with DP83822

    Hillman Lin
    Hillman Lin
    Part Number: DP83822I
    • Answered
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83822I: 822/826 Odd Nibble Detection disable for EtherCAT application

    Hillman Lin
    Hillman Lin
    Part Number: DP83822I For 822/826 PHYs, Odd Nibbles Detection register need to be disable in order to prevent unexpected link loss in EtherCAT application. DP83826PHY: Odd Nibble Detection could be disable by strap 1 CLKOUT/LED1 pin in enhanced…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] Can Auto-negotiation link up with Force mode on 100mbps?

    Hillman Lin
    Hillman Lin
    • Answered
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83822IF: Fiber Link Status

    Alvaro (Al-vuh-roe) Reyes
    Alvaro (Al-vuh-roe) Reyes
    Part Number: DP83822IF Other Parts Discussed in Thread: DP83822HF , The DP83822IF and DP83822HF are the fiber capable variants of the DP83822. Bit 2 in Register 0x0001 indicates link status for both Copper and Fiber modes of operation. In copper mode…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] Extended Register Space Access for Ethernet PHYs

    Alvaro (Al-vuh-roe) Reyes
    Alvaro (Al-vuh-roe) Reyes
    Our Ethernet PHYs have a standard set of registers, 0x0-0x1F, that can be accessed in a straight forward fashion. Registers beyond 0x1F require a different approach to access. This FAQ is intended to provide a few examples on how to read/write these…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] SN65DSI86: SN65DSI86 Resolution Guide

    Allison Noe
    Allison Noe
    Part Number: SN65DSI86 What display resolution will the SN65DSI86 support?
    • Answered
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867E: What is the default mode of RGMII when using DP83867, shift or align?

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83867E When bootstrapped to be in RGMII mode, DP83867 will be in shift mode by default; not align mode. The modes will be corroborated via Reg 0x32[1:0].
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83869HM: How to generate 125MHz on CLKOUT pin for DP83869

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83869HM DP83869HM needs an additional register to be written to enable CLKOUT modification. By default, this signal is a buffered version of the XI signal. Reg 0xC6 must have 0x10 written in order for the value in Reg 0x170[12:8] to take…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] TI Ethernet PHY Capacitive Coupling (Transformerless Operation)

    Alvaro (Al-vuh-roe) Reyes
    Alvaro (Al-vuh-roe) Reyes
    Other Parts Discussed in Thread: DP83869 Summary: All of our Industrial Ethernet PHYs support Transformer-less Operation via Capacitive Coupling except for the DP83867. The DP83867 does not support Transformer-less Operation. List of Industrial…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867E: Ethernet PHY SGMII Vdiff Upper and Lower Input Limits

    Alvaro (Al-vuh-roe) Reyes
    Alvaro (Al-vuh-roe) Reyes
    Part Number: DP83867E Other Parts Discussed in Thread: DP83869 The DP83867 and DP83869 both have the same Vdiff Upper and Lower Input Limits of: 100 mV and 800 mV
    • over 2 years ago
    • Interface
    • Interface forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Answered

    DP83640T-EVK: Need the matching CPU board for DP83640T-EVK 0 Locked

    511 views
    1 reply
    Latest over 7 years ago
    by Ross Pimentel
  • Answered

    DP83849IFVS-EVK: The B port cannot output data for DP83849IFVS-EVK 0 Locked

    636 views
    4 replies
    Latest over 7 years ago
    by Ross Pimentel
  • Suggested Answer

    Ethernet Precision Time Protocol (PTP) and Parallel Redundancy Protocol(PRP) 0 Locked

    614 views
    1 reply
    Latest over 7 years ago
    by Ross Pimentel
  • Answered

    DS80PCI102: Deemphasis Level 0 Locked

    1926 views
    6 replies
    Latest over 7 years ago
    by Michael Lu (Santa Clara)
  • Suggested Answer

    DS90UB953-Q1EVM: Usage camera sensor 0 Locked

    413 views
    1 reply
    Latest over 7 years ago
    by Palaniappan Manickam
  • Answered

    TCA9617A: 1V voltage issue 0 Locked

    888 views
    1 reply
    Latest over 7 years ago
    by BOBBY
  • Suggested Answer

    PCA9535: Driven LEDs at Output Bank flashed at Startup 0 Locked

    1321 views
    1 reply
    Latest over 7 years ago
    by BOBBY
  • Suggested Answer

    DS280BR810: Various DS280BR810 Questions 0 Locked

    866 views
    8 replies
    Latest over 7 years ago
    by Daniel Jackson
  • Answered

    LMH0302: LMH0302 Input Cap and Output Filter 0 Locked

    774 views
    3 replies
    Latest over 7 years ago
    by Nasser Mohammadi
  • Answered

    TPD1E05U06-Q1: Altium Footprint 0 Locked

    1069 views
    5 replies
    Latest over 7 years ago
    by Cameron Phillips
  • Answered

    HD3SS3220: STEP File 0 Locked

    400 views
    2 replies
    Latest over 7 years ago
    by Shmuel Davis
  • Answered

    TPD1E05U06: Altium PCB Footprint & STEP File 0 Locked

    815 views
    4 replies
    Latest over 7 years ago
    by Shmuel Davis
  • Answered

    TPD1S514: STEP File 0 Locked

    563 views
    3 replies
    Latest over 7 years ago
    by Shmuel Davis
  • Suggested Answer

    TUSB4020BPHPEVM: EVM Configuration Switch not working as expected 0 Locked

    589 views
    5 replies
    Latest over 7 years ago
    by Malik Barton57
  • Suggested Answer

    TPD2S300: CC Line Capacitor selection 0 Locked

    3828 views
    19 replies
    Latest over 7 years ago
    by Aramis P. Alvarez
  • Suggested Answer

    TPD4S214: Does V_OGT_IN need to be disabled if VBUS has 5V from external Host? 0 Locked

    483 views
    1 reply
    Latest over 7 years ago
    by Chuck Branch
  • Answered

    TUSB4020BI: Maximum Packet Size 0 Locked

    463 views
    5 replies
    Latest over 7 years ago
    by Malik Barton57
  • Not Answered

    TUSB1064: TUSB1064 EVM schematic DSN request 0 Locked

    510 views
    1 reply
    Latest over 7 years ago
    by David (ASIC) Liu
  • Suggested Answer

    TLK6201EA: Thermal resistance 0 Locked

    435 views
    1 reply
    Latest over 7 years ago
    by Lee Sledjeski
  • Suggested Answer

    TPD2S300: STEP File 0 Locked

    435 views
    1 reply
    Latest over 7 years ago
    by Aramis P. Alvarez
<>