TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] DP83867CR: How to generate recovered clock using DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate clock in sync with the link-partner (recovered clock of 125MHz or 25MHz) on the CLKOUT pin of DP83867 : program register 0x0170[12:8] = 00000 for 125MHz program register 0x0170[12:8] = 00100 for 25MHz Note…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] ESD and TVS Protection Devices: All Technical Documentation

    Chris Murphy
    Chris Murphy
    Application Notes Protecting Automotive Can Bus Systems from ESD Overvoltage Events ESD and Surge Protection for USB Interfaces Automotive SerDes ESD Protection MSP430 System-Level ESD Considerations (Rev. B)…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TD510E: Can we use a transformer instead of Capacitor for AC coupling on the MDI side for DP83TD510?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TD510E Yes, transformer can be used for filtering out the DC signal when the data is passing through the MDI side. In fact, we use transformer to filter out the AC signal in the Power over Data Line (PoDL) application. Here are the…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] What is the difference between RMII slave signaling and RMII master signaling?

    Hillman Lin
    Hillman Lin
    RMII slave signaling is connecting 50MHz Crystal to two XI pin of the PHY and/or MAC RMII master signaling is connection 25MHz Crystal to one Master and provide a 50MHz reference lock through REF_CLK pin to the XI pin of the slave side. Slave side does…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC812R-Q1: How can I connect PHYs back to back over RMII?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TC812R-Q1 There are two type of mode that RMII can support: RMII normal mode and RMII Repeater mode: RMII normal mode is also known as MAC to PHY RMII connection. This mode is set as default mode in DP83TC812 so it did not need…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC811S-Q1: Why is Slave/Managed mode PHY linking up with Master/Autonomous PHY link partner?

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83TC811S-Q1 Other Parts Discussed in Thread: DP83TC811R-Q1 When using DP83TC811S-Q1 (or DP83TC811R-Q1), and setting the PHY into managed mode as a slave device via bootstrapping settings, if this device is connected to a master link partner…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UH949-Q1: Disable HDCP to work with UB Deserializer

    Alex Reid1
    Alex Reid1
    Part Number: DS90UH949-Q1 Hello, My customer would like to use DS90 UH949 -Q1 devices in place of the DS90 UB949A -Q1 to keep production running. In reviewing the details they have the following questions. Can the HDCP function be disabled? If…
    • Answered
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] Why am I getting "clause-45 not supported" and "error-95" errors with PHY drivers?

    Vikram Sharma
    Vikram Sharma
    Possible reason can be : - "phy_read_mmd" and "phy_write_mmd" are not supported in your kernel version (if version is old). Possible solution to be evaluated : - Change "phy_write_mmd" to "phy_write_mmd_indirect" function and do the corresponding…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UB960-Q1: BIST Duration

    ReedKacz
    ReedKacz
    Part Number: DS90UB960-Q1 Hi Team, What is the recommended duration to run the BIST? Thanks Reed
    • Answered
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] How to select correct RGMII delay mode for PHY and MAC?

    Vikram Sharma
    Vikram Sharma
    RGMII standard asks for the introduction of delay in the clock (RX_CLK/TX_CLK) with respect to the respective data (RX_D*/RX_CTRL or TX_D*/TX_CTRL). This delay can be introduced at the source of the clock or at the receiver side. Following table should…
    • over 3 years ago
    • Interface
    • Interface forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Suggested Answer

    DS90UB949-Q1: does it support 2320 X 720 60Hz? 0 Locked

    362 views
    1 reply
    Latest over 7 years ago
    by Steven(Shenzhen) Shi
  • Answered

    DS90UB940-Q1: how to configure the DS90UB940 CSI-2 output data format according to the input format of DS90UB947? 0 Locked

    808 views
    3 replies
    Latest over 7 years ago
    by Steven(Shenzhen) Shi
  • Suggested Answer

    DS90UH948-Q1: does DS90UH948A support 4320 X 1280 60Hz? 0 Locked

    426 views
    1 reply
    Latest over 7 years ago
    by Steven(Shenzhen) Shi
  • Suggested Answer

    DS90UB927Q-Q1: ser, des, lvds, lvcmos 0 Locked

    343 views
    1 reply
    Latest over 7 years ago
    by Steven(Shenzhen) Shi
  • Suggested Answer

    CCS/DS90UB948-Q1: The Question of DS90UB948-Q1's GPIO. 0 Locked

    303 views
    1 reply
    Latest over 7 years ago
    by Steven(Shenzhen) Shi
  • Suggested Answer

    DS90UB926Q-Q1: DOES FPD-LINK III FOR TTL PARALLEL RGB OUTPUT CAN SHARE PARALLEL IO WITH THE OTHER DEVICES BY SETTING FPD-LINK III AS HIGH Z? 0 Locked

    1851 views
    3 replies
    Latest over 7 years ago
    by Steven(Shenzhen) Shi
  • Suggested Answer

    MIPI CSI-2 to 4K LVDS Converter 0 Locked

    2069 views
    1 reply
    Latest over 7 years ago
    by Steven(Shenzhen) Shi
  • Suggested Answer

    DS90UB948-Q1EVM: How to connect DS90UB948 and DS90UB927. 0 Locked

    749 views
    3 replies
    Latest over 7 years ago
    by Steven(Shenzhen) Shi
  • Suggested Answer

    looking for device which protect HOST from hot-swap/plug in SATA 6Gbps (eSATA) 0 Locked

    537 views
    3 replies
    Latest over 7 years ago
    by Shai Berman
  • Answered

    DS90UB913A-Q1: DS90UB913A CRC error 0 Locked

    1873 views
    11 replies
    Latest over 7 years ago
    by Steven(Shenzhen) Shi
  • Suggested Answer

    TFP401: DVI to LVDS, Bad colors on output video-1 0 Locked

    756 views
    2 replies
    Latest over 7 years ago
    by lei ju
  • Suggested Answer

    DS125MB203: SEL0 and SEL1 options 0 Locked

    985 views
    1 reply
    Latest over 7 years ago
    by Michael Lu (Santa Clara)
  • Not Answered

    DS90UB954-Q1: ds90ub954/953 image format related issue 0 Locked

    1302 views
    1 reply
    Latest over 7 years ago
    by Zoe Nuyens
  • Suggested Answer

    DS90UB934-Q1EVM: Would it be possible to provide 934 sensor setup file for registers? 0 Locked

    828 views
    5 replies
    Latest over 7 years ago
    by Charley Cai
  • Suggested Answer

    DP83822IRHBR 0 Locked

    808 views
    1 reply
    Latest over 7 years ago
    by Rob Rodrigues
  • Answered

    DP83867IR: EEE Energy Efficient Ethernet 0 Locked

    651 views
    1 reply
    Latest over 7 years ago
    by Rob Rodrigues
  • Answered

    TL16C752C: UART setting 0 Locked

    1373 views
    7 replies
    Latest over 7 years ago
    by BOBBY
  • Answered

    XIO2213BEVM: Please provide EVM documentation 0 Locked

    572 views
    1 reply
    Latest over 7 years ago
    by Roberto Diaz
  • Suggested Answer

    DP83867CS: SGMII latency and clock distribution tree 0 Locked

    839 views
    4 replies
    Latest over 7 years ago
    by Aniruddha Khadye
  • Suggested Answer

    RTOS/HD3SS2522: HD3SS2522 schematics issue 0 Locked

    699 views
    3 replies
    Latest over 7 years ago
    by Brian Quach
<>