• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 32 subscribers
  • Views 402 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DS100DF410: Minimum input differential voltage

Lorand KERTESZ
Prodigy 130 points
Part Number: DS100DF410

Hello,

in the datasheet, page 7, there's a Vtx2min value, 600mV, what does this mean?

and what are the other values, Vtx0 Vtx1?

We need a minimum of 600mv diff voltage on the input for things to work?

thanks

  • 0
    TI__Guru* 93400 points
    Greetings Lorand,

    600mV is the source or FPGA/ASIC transmit level into 40-inches of FR4 trace. Imagine your FPGA is transmitting into 40-inches of FR4 trace with PRBS31 pattern - this is the worst case pattern - and DS100DF410 receiver is at the end of this transmission line. In this case, FPGA or ASIC should have 600-mV launch or signal amplitude into the 40-inches trace. For trace length shorter than 40-inches then launch amplitude can be lower than 600mV. I believe we should be able to operate error free at 200-mV differential at minimum with no transmission media.

    Regards,,nasser