On the TCA6424A, the block diagram in Figure 18, it shows a Write Pulse and a Read Pulse going to the I/O port. I am trying to determine when in the data transfer cycle these strobes are asserted, and do they assert once per data transfer cycle to sample all port data at once, or are the IO Port contents shifted out sequentially with multiple Write/Read Pulses per successive SCLs?