Other Parts Discussed in Thread: ISO7741
Team,
We would like to use ISO7041 as SPI isolation. Having some doubts regarding MISO line.
On VCC2 side we have a devie, which after deactivation of CS pin, will put the MISO pin in HiZ state. What state can we expect on VCC1 side (ISO7041)?
Having a memory placed on VCC1 side, we would like to avoid the situation where ISO7041 would block the communication with the memory (or also when if VCC2 is not present).
Thanks for clarifying.