• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 18 subscribers
  • Views 143 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

SN74LVTH162245-EP: datasheet questions

Philip Eisermann
Prodigy 10 points
Part Number: SN74LVTH162245-EP

I have some technical questions regarding 74SN74LVTH162245 that are not covered by the datasheet. The questions are:

1) Can voltage be applied to signal pins 1A1, 1A2, etc. while Vcc is floating? By floating, I mean literally nothing applied to Vcc. GND would be connected.

2) what is the maximum clock rate for data going through the chip? Can it support 25MHz, 33MHz, 50MHz, etc? the datasheet only lists propagation delay.

3) is there a specification for output rise time vs. capacitive load? 

4) what is the device's maximum input rise and fall time? the recommended operating conditions specify 10nS per V. So a 3.3V step would be 33ns, which seems impossibly slow. I must be misunderstanding what this specification means. Could you please clarify.

  • +1
    TI__Genius 14240 points

    Hi Philip,

    1. If Vcc = 0V, all the I/Os will be high impedance. This is indicated by the Ioff feature. I would not recommend letting Vcc float, just set it to 0V. 

    2. The maximum clock rate for this device is 150 MHz. 

    3. We don't specify output rise time for most logic devices. 

    4. 

    The input rise/fall time requirement is 10nS/V. This means that your input signal should be no slower than 10nS/V to ensure proper operation of the device. If you're operating with a Vcc of 3.3V, the input transition time should be no slower than 33nS. 

    Regards.

    Sebastian