This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Tool/software:
Hi,
I am diagnosing a problem in a board I was given. And a question is, how does this part behave with partial power?
In particular, the A side is off (no VCCA), the A inputs are not driven, OE* is grounded, and the DIR inputs are not driven.
The B side is powered at 3.3V (VCCB).
What will the B outputs do? Is the behavior deterministic?
It has been observed that the B outputs are driving to 3.3V at least most of the time.
Thank you,
rich
Hello Rich,
During partial power down, the IOs become Hi-Z and and the maximum leakage into or out of any IO is given by the Ioff spec. For this feature to work, VCCA or VCCB cannot be left floating.
We also need to make sure the A inputs are at GND and not floating. The AVC family does not have integrated pull-downs and not having them the inputs at GND can cause some glitches at the output.
Regards,
Josh
Hi Josh,
Thank you for the response.
As it turns out, for this application which I inherited, VCCA and all of the inputs are left floating (OE is grounded).
So, under these conditions, if power is supplied to VCCB, what will appear on the "B" side outputs? Measurements indicate (which were hard to make) that under these conditions if VCCB is driven to 3.3V, we're seeing 3.3V on the B side outputs. Is that how the part works? Or does it just "depend" on some factors?
Again, thanks,
rich
Hello Rich,
With the inputs floating, outputs will be in an unknown state. They could be either logic High or Low when VCCB is powered.
Regards,
Josh