I have an application where this logic gate is turned off by a power switch disconnecting VDD.
Nonetheless, 3V3 signals can still be applied to the input. Looking at the absolute maximum ratings it seems power supply level does not affect the input voltage range limits, can anybody confirm this?