HI ,
As shown in Figure 1 below, I'm not sure what state the pin Q of the D-Type Flip-Flop outputs?
During time period A and B, pin Q output equals high-impedance state ?
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
HI ,
As shown in Figure 1 below, I'm not sure what state the pin Q of the D-Type Flip-Flop outputs?
During time period A and B, pin Q output equals high-impedance state ?
Hi,
This FAQ addressed this: https://e2e.ti.com/support/logic/f/151/t/737715?tisearch=e2e-sitesearch&keymatch=faq%3Atrue
Let me know if there are any further questions.