This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
We are looking at using this device to output an LVTTL signal. We will be supplying the device with a nominal voltage of 3.3V (Max: 3.4 V).
From the datasheet the V_OL Max is 0.44 at 3V Vcc (and presumably slightly higher for 3.3V), which is just slightly above the 0.4 V VOL Max required for LVTTL. Can we use an external pulldown resistor from the outputs of the buffers to bring this voltage down to meet LVTTL spec?
The output voltage depends on the current (see [FAQ] What is the output voltage (VOH or VOL) when the output current is X or the supply voltage is Y?). When connected to a CMOS input, the current is approximately zero, so VOL is approximately zero.
What is the actual required drive strength?
Hi Clemens,
For now we are trying to be compatible with four devices, which we estimate will draw between 3 mA and 15 mA. I have done some of those calculations you have linked me to and I am still unsure of the answer I'm afraid!
The LV family is designed for 8 mA at 3.3 V. For 15 mA, consider the SN74LVC125A-Q1 or SN74LVC1G125-Q1.