Texas Instruments (TI) Logic support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search logic IC content or ask technical support questions on everything from voltage level translation and transceivers to standard logic gates and specialty logic devices. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
FAQ: Logic and Voltage Translation > Ground-Level Translators >> Current FAQ
The maximum trace length that ground-level translators (as well as logic devices) can drive is 60 mm. This is a safe trace length for most devices to drive across the majority…
FAQ: Logic and Voltage Translation > Ground-Level Translators >> Current FAQ
To use the ground shift capability, voltage supplies need to be isolated and fall within the recommended operating conditions.
Let’s use the figure above as an example…
Other Parts Discussed in Thread: TXG8041
FAQ: Logic and Voltage Translation > Ground-Level Translators >> Current FAQ
A negative signal can be generated from ground-level translators as long as the user’s system has a negative supply rail. To prevent…
FAQ: Logic and Voltage Translation > > Current FAQ
[FAQ] What are the differences between Ground-Level Translators and Digital Isolators?
[FAQ] Can I generate a negative PWM signal from a positive PWM signal?
[FAQ] Is DC ground shifting possible…
FAQ: Logic and Voltage Translation > Ground-Level Translators >> Current FAQ
Ground-Level Translators
Digital Isolators
GNDA to GNDB Difference
80V
3kVrms
Galvanic Barrier
No
Yes
GNDA to GNDB Leakage (VCC to GND…
Part Number: TXB0108 TXB0102 LSF0102 LSF0101 TXS0104E LSF0108 LSF0002 TXB0104 TXB0106 TXB0101 TXS0108E TXS0101 TXS0102 LSF0204
Tool/software:
Auto Bi-Directional translators demand additional design considerations over other translators, such as external…
FAQ: TPLD > Current FAQ
The two biggest causes of slow simulation are:
Fast oscillators and switching signals
Large simulation timescales (simulations that take 1+ seconds)
If the simulation is utilizing a square wave with a period that is…
FAQ: TPLD > Current FAQ
Numerous TPLD products are either pin to pin or layout compatible with competing products. Our products utilize standard, JEDEC packaging standards.
FAQ: TPLD > Current FAQ
Once a TPLD is permanently programmed or “burned” through OTP, the design cannot be changed. If you wish to change your design after permanently programming an OTP part, a new, previously unprogrammed part must be used.
FAQ: TPLD > Current FAQ
TPLD is programmed through SPI communication enabled by the programmer firmware and InterConnect Studio (ICS). Each TPLD device uses 5 pins to program the device: 4 pins for SPI communication and 1 pin (GPI) that provides a specific…
