TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Logic

Logic

Logic forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Logic support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search logic IC content or ask technical support questions on everything from voltage level translation and transceivers to standard logic gates and specialty logic devices. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] Difference between Multiplexer/De-multiplexer and Analog Switch

    Hari T O0
    Hari T O0
    Other Parts Discussed in Thread: TS5A3159-Q1 , TMUX1209 FAQ: Logic and Voltage Translation > Logic Technology >> Current FAQ Hi Team, May I know difference is there between mux/demux IC's and analog switch IC's? I'm comparing this in the context…
    • Answered
    • over 6 years ago
    • Logic
    • Logic forum
  • [FAQ] How do I determine the output voltage (VOH, VOL) or output current (IOH, IOL) of a CMOS logic device?

    Emrys Maier
    Emrys Maier
    FAQ: Logic and Voltage Translation > Output Parameters >> Current FAQ The high logic level output voltage of a logic device with no load will be the supply voltage. The output current of a logic device is determined by the load connected to the device…
    • over 6 years ago
    • Logic
    • Logic forum
  • [FAQ] What happens when I connect a logic device's output to a 50 ohm transmission line?

    Emrys Maier
    Emrys Maier
    FAQ: Logic and Voltage Translation > Output Parameters >> Current FAQ Transmission lines cause a lot of confusion for engineers. I hope to clear up some of that here. I will break this up into a few sections, so if you already know something you can…
    • over 6 years ago
    • Logic
    • Logic forum
  • [FAQ] Can I connect two outputs from a CMOS logic device together directly?

    Emrys Maier
    Emrys Maier
    FAQ: Logic and Voltage Translation > Output Parameters >> Current FAQ **** It's important to note that this FAQ is in reference to CMOS devices. Bipolar devices should not be paralleled in this fashion. **** The primary concern with connecting outputs…
    • over 6 years ago
    • Logic
    • Logic forum
  • [FAQ] What does 'partial power down' or 'Ioff' mean in the datasheet?

    Emrys Maier
    Emrys Maier
    FAQ: Logic and Voltage Translation > Logic Technology >> Current FAQ The " Ioff " specification in the electrical characteristics table is only in the datasheet of devices that have the special feature of " partial power down " - also known as " back…
    • over 6 years ago
    • Logic
    • Logic forum
  • [FAQ] Why does my device not switch at VIH or VIL?

    Karan Kotadia
    Karan Kotadia
    Other Parts Discussed in Thread: SN74LVC1G08 FAQ: Logic and Voltage Translation > Input Parameters >> Current FAQ What is V IH and V IL ? JEDEC - V IH min is the least positive (most negative) value of high-level input voltage for which operation…
    • over 6 years ago
    • Logic
    • Logic forum
  • [FAQ] How do I size pull-up or pull-down resistors?

    Emrys Maier
    Emrys Maier
    Other Parts Discussed in Thread: SN74AUP1G34 FAQ: Logic and Voltage Translation > Input Parameters >> Current FAQ Pull-up and pull-down resistors are required in many logic systems to provide a valid logic state when a wire connected to a CMOS input…
    • over 6 years ago
    • Logic
    • Logic forum
  • [FAQ] What is the maximum data rate (or operating frequency) for a logic gate or buffer?

    Emrys Maier
    Emrys Maier
    Other Parts Discussed in Thread: SN74LVC1G34 , SN74LVC1G79 FAQ: Logic and Voltage Translation > Timing Parameters >> Current FAQ ** NOTE ** This FAQ is in reference to push-pull output devices. Open-drain outputs will inherently have slower operating…
    • over 6 years ago
    • Logic
    • Logic forum
  • [FAQ] What is the output voltage (VOH or VOL) when the output current is X or the supply voltage is Y?

    Karan Kotadia
    Karan Kotadia
    FAQ: Logic and Voltage Translation > Output Parameters >> Current FAQ There are circumstances where you might want to know a VOH or VOL Value that is not given. I will describe two cases: If you want VOH for a supply voltage that is not given (for…
    • over 6 years ago
    • Logic
    • Logic forum
  • [FAQ] How do the LSF translators work?

    Emrys Maier
    Emrys Maier
    Other Parts Discussed in Thread: LSF0101 , LSF0002 , LSF0102 , LSF0204 , LSF0204D , LSF0108 , LSF0102-Q1 , LSF0204-Q1 , LSF0108-Q1 FAQ: Logic and Voltage Translation > Voltage Translators >> Current FAQ The LSF family of translators generates more questions…
    • over 6 years ago
    • Logic
    • Logic forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Answered

    CD4046B: Use PLL CD4046B and frequency divider CD4040B to design a 60Hz frequency tracker 0 Locked

    7462 views
    10 replies
    Latest over 5 years ago
    by SK
  • Suggested Answer

    SN74LVC1G175: schematic 0 Locked

    702 views
    2 replies
    Latest over 5 years ago
    by Clemens Ladisch
  • Answered

    TXS0102-Q1: Please confirm output behavior for VIL range 0.15V to Vcc-0.4V 0 Locked

    437 views
    4 replies
    Latest over 5 years ago
    by Clemens Ladisch
  • Suggested Answer

    SN74LVC1G123: Output Q behavior 0 Locked

    1318 views
    7 replies
    Latest over 5 years ago
    by Chad Crosby
  • Suggested Answer

    SN74LVC1G07: The design of SN74LVC1G07 will causing latch-up? 0 Locked

    1078 views
    1 reply
    Latest over 5 years ago
    by Chad Crosby
  • Suggested Answer

    Please provide the Gates quantity for list. 0 Locked

    255 views
    1 reply
    Latest over 5 years ago
    by Dylan Hubbard
  • Suggested Answer

    SN74LVC2T45: To evaluate I would like the board layers to the Generic 5-8-LOGIC-EVM. 0 Locked

    663 views
    1 reply
    Latest over 5 years ago
    by Dylan Hubbard
  • Answered

    SN74ABT244A-EP: Thermal information 0 Locked

    354 views
    2 replies
    Latest over 5 years ago
    by Cedrick
  • Answered

    SN74LV541AT: About Thermal Pad 0 Locked

    460 views
    7 replies
    Latest over 5 years ago
    by Hide
  • Answered

    SN74LV4046A: How does PCout act when the Vcxo controlled by this IC and the Vcxo making the reference clock are the same? 0 Locked

    289 views
    4 replies
    Latest over 5 years ago
    by Taku Kato
  • Answered

    CD74AC14: CD74AC14 0 Locked

    467 views
    4 replies
    Latest over 5 years ago
    by Varunesh Kumar
  • Answered

    SN74AXC4T245: Not using Channel 1 0 Locked

    233 views
    1 reply
    Latest over 5 years ago
    by Clemens Ladisch
  • Answered

    SN74ALVCH32973: Drop in Alternative 0 Locked

    540 views
    1 reply
    Latest over 5 years ago
    by Chad Crosby
  • Answered

    Leadframe material - by package or family? 0 Locked

    1293 views
    3 replies
    Latest over 5 years ago
    by LeonardEllis
  • Suggested Answer

    SN74HCS72-Q1: Request for TINA-TI model 0 Locked

    872 views
    4 replies
    Latest over 5 years ago
    by Chad Crosby
  • Not Answered

    fixing simulation 0 Locked

    188 views
    2 replies
    Latest over 5 years ago
    by Chad Crosby
  • Suggested Answer

    SN74LVC1T45: Power up glitch on output 0 Locked

    384 views
    4 replies
    Latest over 5 years ago
    by Dylan Hubbard
  • Answered

    LSF0108: clarify pull-up requirement for low (A) side in DOWN translation 0 Locked

    319 views
    4 replies
    Latest over 5 years ago
    by Clemens Ladisch
  • Answered

    CD40109B: CD40109B 0 Locked

    417 views
    3 replies
    Latest over 5 years ago
    by Clemens Ladisch
  • Answered

    TIBPAL16R6-12M: TIBPAL16R6-12M 0 Locked

    251 views
    5 replies
    Latest over 5 years ago
    by Chris Flippen
<>