TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Logic

Logic

Logic forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Logic support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search logic IC content or ask technical support questions on everything from voltage level translation and transceivers to standard logic gates and specialty logic devices. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] How does a monostable multivibrator (one shot) work?

    Emrys Maier
    Emrys Maier
    FAQ: Logic and Voltage Translation > Monostable Multivibrators >> Current FAQ The above functional block diagram shows generally how a monostable multivibrator (MMV, or one-shot) works. Not all of them have every part shown, but this is the most common…
    • over 5 years ago
    • Logic
    • Logic forum
  • [FAQ] What's the difference between TTL and 5V CMOS logic?

    Emrys Maier
    Emrys Maier
    FAQ: Logic and Voltage Translation > Logic Technology >> Current FAQ It's very common for people to refer to "TTL logic" and to actually mean "5V logic" -- but how are they different? The key difference is in the input and output voltages. This graphic…
    • over 5 years ago
    • Logic
    • Logic forum
  • [FAQ] What is the difference in timing between gates in the same device? How much skew is expected within a given logic device? What is the part-to-part skew?

    Karan Kotadia
    Karan Kotadia
    FAQ: Logic and Voltage Translation > Timing Parameters >> Current FAQ The difference in delay between the individual channels on an individual part is referred to as channel-to-channel skew or output skew. This is typically not covered as a datasheet…
    • over 5 years ago
    • Logic
    • Logic forum
  • [FAQ] What is the difference between the SN74HCxx and the SN74HCxxA?

    Emrys Maier
    Emrys Maier
    Other Parts Discussed in Thread: SN7400 , SN74LS00 FAQ: Logic and Voltage Translation > Logic Technology >> Current FAQ The High-speed CMOS (HC) logic family was created as a direct replacement for older bipolar junction transistor based transistor…
    • over 6 years ago
    • Logic
    • Logic forum
  • [FAQ] What method is best used for estimating specification values between those given in the datasheet?

    Emrys Maier
    Emrys Maier
    FAQ: Logic and Voltage Translation > Input Parameters >> Current FAQ The most common example of this question comes from the fact that Standard Logic devices are specified at 1.65V, 3V, and 4.5V, however most engineers use our devices at 1.8V, 3.3V…
    • over 6 years ago
    • Logic
    • Logic forum
  • [FAQ] When will TI End of Life (EOL) or Obsolete a certain logic device?

    Emrys Maier
    Emrys Maier
    FAQ: Logic and Voltage Translation > Quality and Manufacturing >> Current FAQ TI's General Quality Guideline (page 7) describes our official policy on obsoleting a device. This policy is summarized below. TI's Product withdrawal/discontinuance process…
    • over 6 years ago
    • Logic
    • Logic forum
  • [FAQ] What are the power sequencing requirements for the translation device?

    ShreyasRao
    ShreyasRao
    FAQ: Logic and Voltage Translation > Voltage Translators >> Current FAQ Some of the TI translators have requirements during normal operation mode to have Vcca <= Vccb ( TXS/ TXB01xx) or Vrefb>= VrefA+0.8V(LSF). However, the TI translation devices do…
    • over 6 years ago
    • Logic
    • Logic forum
  • [FAQ] What is the difference between IOFF and VCC isolation? What are the conditions to guarantee it?

    ShreyasRao
    ShreyasRao
    FAQ: Logic and Voltage Translation > Logic Technology >> Current FAQ The I OFF specification guarantees the I/O ports are in high impedance whenever either one of the power supply is at pulled to ground (0V) or close to gnd(<100mV as specified for the…
    • over 6 years ago
    • Logic
    • Logic forum
  • [FAQ] What should be done with unused I/O pins of the level translator devices?

    ShreyasRao
    ShreyasRao
    FAQ: Logic and Voltage Translation > Voltage Translators >> Current FAQ For the TXB family, unused I/O ports are recommended to be tied to GND through a weak pulldown resistors (>=100kohm). For TXS devices, the internal 10kohm pull-ups resistors will…
    • over 6 years ago
    • Logic
    • Logic forum
  • [FAQ] Why is there no PSpice model for a Monostable Multivibrator device?

    Emrys Maier
    Emrys Maier
    Other Parts Discussed in Thread: SN74LVC1G123 FAQ: Logic and Voltage Translation > Monostable Multivibrators >> Current FAQ To make a long post short: MMVs cannot be directly simulated by PSpice because of their direct dependence on external components…
    • over 6 years ago
    • Logic
    • Logic forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Suggested Answer

    LSF0102: TOP SIDE MARKING INFORMATION - LSF0102DQER 0 Locked

    339 views
    1 reply
    Latest over 4 years ago
    by Clemens Ladisch
  • Suggested Answer

    SN74LV245AT: What is the total output current capacity of all the 8 channels 0 Locked

    284 views
    1 reply
    Latest over 4 years ago
    by Emrys Maier
  • Suggested Answer

    SN74LVC07A: application 0 Locked

    342 views
    1 reply
    Latest over 4 years ago
    by Clemens Ladisch
  • Answered

    SN74LVC8T245: Dynamic power consumption calculation 0 Locked

    974 views
    2 replies
    Latest over 4 years ago
    by baptiste besson
  • Suggested Answer

    LSF0101: 1,2V to 1,8V conversion restricted by operating conditions? 0 Locked

    436 views
    5 replies
    Latest over 4 years ago
    by Dylan Hubbard
  • Suggested Answer

    SN74AXC8T245: SN74AXC8T245RHLR thermal exposure pad connection 0 Locked

    208 views
    1 reply
    Latest over 4 years ago
    by Clemens Ladisch
  • Suggested Answer

    TCA1116PWR full data sheet 0 Locked

    593 views
    1 reply
    Latest over 4 years ago
    by Clemens Ladisch
  • Suggested Answer

    CD74HCT4046A: FSK Modulator - Demodulator Pair using CD74HCT4046A unexpected demodulator functionality 0 Locked

    2066 views
    7 replies
    Latest over 4 years ago
    by Emrys Maier
  • Suggested Answer

    CD4541B: Functionality, setup and input questions. 0 Locked

    1077 views
    10 replies
    Latest over 4 years ago
    by Chad Crosby
  • Answered

    SN74AUC2G04: Polarity 0 Locked

    363 views
    2 replies
    Latest over 4 years ago
    by Nic Stevenson
  • Suggested Answer

    SN74LVC8T245: Is there any possibility that unexpected output is come out on B side when figure 5 schematic is used? 0 Locked

    274 views
    1 reply
    Latest over 4 years ago
    by Dylan Hubbard
  • Suggested Answer

    SN54HC541: Difference between the 54HC and 74HC families 0 Locked

    1649 views
    1 reply
    Latest over 4 years ago
    by Clemens Ladisch
  • Suggested Answer

    SN74LVC00A: Inputs can be driven when unpowered? 0 Locked

    531 views
    1 reply
    Latest over 4 years ago
    by Clemens Ladisch
  • Suggested Answer

    SN74LVC1G97-Q1: SN74LVC1G97QDCKRQ1 prop delay 0 Locked

    476 views
    4 replies
    Latest over 4 years ago
    by Chad Crosby
  • Suggested Answer

    SN74AVC4T774: SN74AVC4T774PW latch up when OE is held low during powerup 0 Locked

    405 views
    1 reply
    Latest over 4 years ago
    by Clemens Ladisch
  • Answered

    SN74LVC1G97: Gated Oscillator with the 2 i/p NAND configuration and one inverted input 0 Locked

    1531 views
    14 replies
    Latest over 4 years ago
    by Tim Netherwood
  • Suggested Answer

    SN74LV123A: 1 Sec timer 0 Locked

    230 views
    1 reply
    Latest over 4 years ago
    by Emrys Maier
  • Suggested Answer

    SN74LVC16245A: What is the input stage internal structure 0 Locked

    320 views
    1 reply
    Latest over 4 years ago
    by Clemens Ladisch
  • Answered

    SN74AVC2T45: A1 and A2 in Figure 15 0 Locked

    290 views
    1 reply
    Latest over 4 years ago
    by Clemens Ladisch
  • Suggested Answer

    SN74LVC2G17-Q1: output signal after long trace 0 Locked

    281 views
    1 reply
    Latest over 4 years ago
    by Clemens Ladisch
<>