There is a very detailed Tpd table on the datasheet.
It gives max and min prop times
Is there a guidance on what the gate to gate Tpd variations are?
Is it possible to max one at max and one at min delay? I realize that's extreme and min to max times are over temp
I'm looking to understand the gate to gate variation to see the effect across the 8 bit bus.
thanks
