AM2632: How to set up 50us timer interrupts while using 4 cores?

Mari Tsunoda

Part Number: AM2632
Other Parts Discussed in Thread: SYSCONFIG, AM263P4-Q1, AM263P4

Hi Team,

My customer has an inquiry about the RTI interrupt.

They want to use 4 cores (R5FSS0-0, R5FSS0-1, R5FSS1-0, R5FSS1-1). However, because each RTI instance is used for the clock instance of each core, they cannot add a new RTI module. Is there any way to be able to have 50us timer interrupts with using 4 cores?

Best regards,

Mari Tsunoda

6 months ago

0 Ralph Jacobi 6 months ago

TI__Guru*** 129970 points

Hi Mari,

Mari Tsunoda said:
However, because each RTI instance is used for the clock instance of each core, they cannot add a new RTI module.

I'm not entirely following this statement.

I'll need to understand what they mean by this because from my point of view, they should just be able to use RTI0 through RTI3 for this with each RTI working for each core.

Best Regards,

Ralph Jacobi

0 Mari Tsunoda 6 months ago in reply to Ralph Jacobi

TI__Expert 3345 points

Hi Ralph,

Thanks for your quick reply.

I believe they are confused by the sysconfig settings. Do they just add one RTI instance for each core's sysconfig?

Best regards,

Mari Tsunoda

0 Ralph Jacobi 6 months ago in reply to Mari Tsunoda

TI__Guru*** 129970 points

Hi Mari,

Yes, each core will have it's own individual SysConfig file so they can add an RTI instance per core through them.

Best Regards,

Ralph Jacobi

0 Mari Tsunoda 5 months ago in reply to Ralph Jacobi

TI__Expert 3345 points

Hi Ralph,

The customer cannot add the RTI instance for some reason...

I am currently asking for the sycfg file and SDK version they are using, but can you provide any insight?

Best,

Mari

0 Ralph Jacobi 5 months ago in reply to Mari Tsunoda

TI__Guru*** 129970 points

Hi Mari,

I think I understand what's happening here. One of the RTI's is used for the DPL and so it can't be assigned as a standalone instance. I'm going to have to loop in a DPL expert who can comment on what can be done here to allow all four RTI timers to be used so one can be used per core.

Best Regards,

Ralph Jacobi

0 Gunjan Kumari 5 months ago in reply to Mari Tsunoda

TI__Intellectual 1420 points

Hi Mari,

Currently this is a limitation of SDK that we cannot add RTI in system projects. Because there are 4 RTI's and as you said each RTI instance is used for the clock instance of each core.
However, there are 4 compare events possible for each RTI, we'll analyze if these compare events can be used for generating timer interrupt when using 4 cores. But this resolution will take considerable amount of time.

Regards,
Gunjan

0 Mari Tsunoda 5 months ago in reply to Gunjan Kumari

TI__Expert 3345 points

Hi Gunjan,

Thanks for your response.

The customer is also considering the AM263P4-Q1 device. If they were to add 4 RTIs like above, but for the AM263P4-Q1 device, would they run into the same issue? Is it safe to assume that they won't because it has 8 RTIs?

Also if they were to use Core 0-0 and 0-1 as lockstep, then will 4 RTIs be used or 3?

Best regards,

Mari Tsunoda

0 Gunjan Kumari 5 months ago in reply to Mari Tsunoda

TI__Intellectual 1420 points

Hi Mari,
If they add 4 RTIs like above for AM263P4 device, they will not face this issue because of 8 RTIs.

0 Mari Tsunoda 5 months ago in reply to Gunjan Kumari

TI__Expert 3345 points

Hi Gunjan,

Thanks, what about this?

Mari Tsunoda said:
Also if they were to use Core 0-0 and 0-1 as lockstep, then will 4 RTIs be used or 3?

Best regards,

Mari

0 Mari Tsunoda 5 months ago in reply to Mari Tsunoda

TI__Expert 3345 points

Hi,

Any update on this?

Best regards,

Mari Tsunoda

0 Gunjan Kumari 5 months ago in reply to Mari Tsunoda

TI__Intellectual 1420 points

Hello Mari,

Lockstep works using watchdog timer so RTI will be free and 4 RTI's will be available for AM263P4 device.

Regards,
Gunjan

Arm-based microcontrollers

Arm-based microcontrollers forum

AM2632: How to set up 50us timer interrupts while using 4 cores?