• State Resolved
  • Locked Locked
  • Replies 5 replies
  • Subscribers 30 subscribers
  • Views 1133 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

RAMTEST related Logic Test and subsequent Flag Clear requirements

Pashan None
Genius 5660 points

Hello Support,

I perform the following steps to perform Check for Redundant Address Decoding error within BTCM Port :

   RAMECCREG[0].RAMTEST.word = (0x01U << 6) | 0x0AU;                   /* BTCM0 */
   RAMECCREG[0].RAMTEST.word = (0x01U << 8) | (0x01U << 6) | 0x0AU; /* BTCM0 */

I get RAMECCREG[0].RAMERRSTATUS.word Bit 2 as SET and ESM Group 2 Channel 6 [Even Bank] as SET

Then I write Bit 2 as HIGH within RAMERRSTATUS Register and also Clear ESM Group 2 Channel 6 Bit by writing HIGH.

Do I have to clear any other register within RAM Register SET in order to keep BTCM Port responsive to real errors at the end of the above mentioned Checking of BTCM Port?

Thank you.

Regards

Pashan

 

  • 0
    TI__Expert 7650 points

    Hello Pashan,

    We received your question.  It has been assigned.  One of our experts will get back with you.

  • 0
    TI__Mastermind 49120 points

    Pashan,

    All uncorrectable errors on accesses to tightly-coupled CPU RAM cause the faulting address to be captured in the TCRAM module status registers. This register does need to be cleared before the TCRAM module can respond to future uncorrectable RAM errors. The device TRM's "Tightly-Coupled RAM Interface Module" chapter details this mechanism.

    The application note and accompanying example code for the safety initialization sequence (SPNA106) will also be updated to reflect this requirement.

    Regards,

    Forum Support

  • 0 in reply to Sunil Oak
    Genius 5660 points

    Hello Sunil,

    I couldn't find any section related to RAMTEST Register based ADDRESS Decoder Testing sequence within spnu517.pdf TRM.

    My question is at the end of the above mentioned steps for testing using RAMTEST Register, do I have to read [MUST]
    1> only RAMUERRADDR Register in order to unfreeze the last error capture
    or
    2>     RAMUERRADDR and RAMSERRADDR Registers both
    or
    3>    only RAMSERRADDR Register
    or
    4>    neither of RAMSERRADDR and RAMUERRADDR registers [Don't CARE]?
    Which one case from the above is TRUE?

    Thank you.
    Regards
    Pashan

     

  • 0 in reply to Pashan None
    Genius 5660 points

    Hello Sunil,

    Attached Page from TRM [spnu517.pdf] about the confusion. I think it is telling that Option 4 of the last mail during RAMTEST Register based testing.
    Please confirm which Option from the last mail is TRUE for this RAMTEST based testing.
    Thank you.
    Regards
    Pashan

  • 0 in reply to Pashan None
    TI__Mastermind 49120 points

    Hello Pashan,

    For clearing the error flags set by the redundant address decode fail caused via the RAMTEST register, you do not need to read the RAMSERRADDR or the RAMUERRADDR registers.

    Regards,

    Sunil