• State Resolved
  • Locked Locked
  • Replies 2 replies
  • Subscribers 81 subscribers
  • Views 1555 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Interfacing C28346 with ADS62P42.

Janek Olszak
Prodigy 100 points
Other Parts Discussed in Thread: ADS7865, ADS62P42

Hi all,

I'm trying connect an ADC to c28346 ( I use C28346 DIM168 ControlCARD). The ADC is ADS62P42, it has 2 channels 14bits each, up to  65MSPS and a parallel interface.

I'm using an example for the c343 controlCard on how to interface an ADC with XINTF, but the ADC's are dramatically different. ADS62P42 has only CLKOUT (indicates validdata), and parallel outputs. ADS7865 from the c343 controlCard has control signals (read/write enable ect.). 

My idea is to clock the adc from XCLKOUT and adjust timing with XINTF Timing Registers. It wouldn't use any control signals like chip select. It would have some uselesscycles...

  1.  Do you think it is possible to interface this ADS62P42 using XINTF? 
  2. Is there any other option i could try? (I want to have at least 25MSPS) 
  3. Has anyone tried this?

best regards,

Johnny.

  • 0
    Intellectual 810 points

    connecting high speed ADC to DSP have 2 ways, either slave mode or master mode, in master mode , u control the sampling clock, and u decide when to read the data.

    in slave mode, u just don't need to do anything until the data ready/BUSY signal came to ADC telling you data is ready, then either DSP is generated by interrupt then inside ISR you read the data or DATA RDY/BUSY as clock source to generate DMA clock to read from XINTF to internal RAM.

    for high data rate ADC (more than 1Mbps) normally we use SLAVE mode with DMA/XINTF and using DATA RDY/BUSY from ADC as clock/interrupt source for triggering DMA.