This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TMS320F28386D: I2C Repeat mode in master-receive

Part Number: TMS320F28386D

Hello,

I saw from another post that the I2C peripheral in the C2000 processors works in repeat mode even in master-receive mode, despite the indication of the RM bit from the I2CMDR register in the TRM.

In order to ensure that it works, we prototyped it on one of our board.

We did the following:

  • Set slave address
  • Write to the I2CMDR register to launch an I2C master-receive operation with RM bit set without stop condition request set

The slave device then continuously transmit bytes which are then stored into the FIFO and we unpack them fast enough to avoid the FIFO from getting full.

As this behavior is not documented, can you please confirm that this behavior is as expected and will always work, as well as maybe request a documentation update ?

Best regards,

Clément