Because of the holidays, TI E2E™ design support forum responses will be delayed from Dec. 25 through Jan. 2. Thank you for your patience.

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

MSP430FR5969: UART Idle-line Multiprocessor Format

Part Number: MSP430FR5969

I'm reading through the user guide and I don't fully understand the section in the screenshot attached here. According to the first paragraph, the UCIDLE bit is set when the an idle line is detected. The next paragraph then says that the UCIDLE bit is used as an address tag for each block of characters.

I don't understand how both of these are related. From what I've read the address is the first character in a block immediately following an idle period. How is the UCIDLE bit used to mark an idle period but then also be an address tag for each block?

  • Hello Mike,

    I just read the section as well.  I've never used this Idle-Line Multi-processor format, but my understanding is the same as yours.  There must be an idle period between each block of characters, and the the first character of each block is to be interrperted as an address byte. 

    So, this is my understanding:

    1. the UCIDLE bit is set when an Idle has been detected. 

    2. In this "Idle-Line Multiprocessor Mode", an Idle == an address being sent. 

    It seems that the datasheet is just stating this correlation.  In this mode, any setting of the UCIDLE bit means that our next byte sent or received must be an address byte.   To transmit data, there must be less than an Idle block in between each character.  

    Thanks,

    JD

**Attention** This is a public forum