This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
MSP-EXP430FR6989 on TIDM-FRAM-CTPL is a superset device to show this functionality.
What is in general the demand on resources(CPU performance, FRAM, RAM etc) to implement CTPL(Compute Through Power Loss) on top of an application?
Goal is to find the smallest FRAM device running customer application with CTPL. Today he uses F2132.
Regards, Bernd
Hi Bernd,
I am going to dig a bit deeper into this and give an update next week. In the meantime, here is a resource with a bunch of info on CTPL:
You will want to look at section 2.
Thanks,
Mitch
Hi Bernd,
Sorry for the delay on this. After looking into CTPL, it looks like:
1. CTPL is a software utility library that can be used for all FRAM MCUs.
2. As far as the demand the library requires - I looked at a few of the CTPL SW examples we have in Resource Explorer, and the smallest device we have an example for is the FR2311 (4KB) device. The CTPL library appears to be roughly 2.5KB from the memory allocation view.
These SW examples can be found by opening CCS and navigating to: View > Resource Explorer > Software > MSP430Ware > Libraries > FRAM Utilities > Example Projects > CTPL
Thanks,
Mitch
Hi Mitch,
thank you for your investigations. That is very helpful.
Remark for customers who want to check out CTPL without having CCS installed:
Go to TI Cloud Tools -> Resource Explorer > Software > MSP430Ware > Libraries > FRAM Utilities > Example Projects > CTPL
Regards,
Bernd
**Attention** This is a public forum