Hi MSP430 Expert,
I want to generate two 400khz clock with 180° phase shift by MSP430, high volatge of the clock is 5V, low voltage is 0V. could you please recommend a device and give me code tutorial ?
Kevin
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hi MSP430 Expert,
I want to generate two 400khz clock with 180° phase shift by MSP430, high volatge of the clock is 5V, low voltage is 0V. could you please recommend a device and give me code tutorial ?
Kevin
Hi Kevin,
This is all the MSP430 that support 5V I/O.
This is the code you can refer to.
/* --COPYRIGHT--,BSD_EX * Copyright (c) 2012, Texas Instruments Incorporated * All rights reserved. * * Redistribution and use in source and binary forms, with or without * modification, are permitted provided that the following conditions * are met: * * * Redistributions of source code must retain the above copyright * notice, this list of conditions and the following disclaimer. * * * Redistributions in binary form must reproduce the above copyright * notice, this list of conditions and the following disclaimer in the * documentation and/or other materials provided with the distribution. * * * Neither the name of Texas Instruments Incorporated nor the names of * its contributors may be used to endorse or promote products derived * from this software without specific prior written permission. * * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; * OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR * OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. * ******************************************************************************* * * MSP430 CODE EXAMPLE DISCLAIMER * * MSP430 code examples are self-contained low-level programs that typically * demonstrate a single peripheral function or device feature in a highly * concise manner. For this the code may rely on the device's power-on default * register values and settings such as the clock configuration and care must * be taken when combining code from several examples to avoid potential side * effects. Also see www.ti.com/grace for a GUI- and www.ti.com/msp430ware * for an API functional library-approach to peripheral configuration. * * --/COPYRIGHT--*/ //******************************************************************************* // MSP430F51x2 Demo - Timer0_A3, PWM TA0.1-2, Up Mode, DCO SMCLK // // Description: This program generates two PWM outputs on P3.6,P3.7 using // Timer0_A configured for up mode. The value in CCR0, 512-1, defines the PWM // period and the values in CCR1 and CCR2 the PWM duty cycles. Using ~1.045MHz // SMCLK as TACLK, the timer period is ~500us with a 75% duty cycle on P3.6 // and 25% on P3.5 // ACLK = n/a, SMCLK = MCLK = TACLK = default DCO ~1.045MHz. // // MSP430F51x2 // ------------------- // /|\| | // | | | // --|RST | // | | // | P3.6/PM_TA0.1|--> CCR1 - 75% PWM // | P3.5/PM_TA0.2|--> CCR2 - 25% PWM // // B. Nisarga // Texas Instruments Inc. // Dec 2009 // Built with CCS v4 and IAR Embedded Workbench Version: 4.21 //****************************************************************************** #include <msp430.h> int main(void) { WDTCTL = WDTPW + WDTHOLD; // Stop WDT P3DIR |= BIT6+BIT5; // P3.6 and P3.5 output P3SEL |= BIT6+BIT5; // P3.6 and P3.5 options select // Configure TA0 TA0CCR0 = 512-1; // PWM Period TA0CCTL1 = OUTMOD_7; // CCR1 reset/set TA0CCR1 = 384; // CCR1 PWM duty cycle TA0CCTL2 = OUTMOD_7; // CCR2 reset/set TA0CCR2 = 128; // CCR2 PWM duty cycle TA0CTL = TASSEL_2 + MC_1 + TACLR; // SMCLK, up mode, clear TAR __bis_SR_register(LPM0_bits); // Enter LPM0 __no_operation(); // For debugger }
Eason
**Attention** This is a public forum