DRV8912-Q1: tsc_spi

Akihiro Hirata

Part Number: DRV8912-Q1

Hello team,

Could you clarify the tsc_spi?

I found below e2e thread discussed this but still several items are unclear for us.

https://e2e.ti.com/support/motor-drivers-group/motor-drivers/f/motor-drivers-forum/994868/drv8912-q1-drv8912-spi-timing-tsc_spi---what-is-it/3693216?tisearch=e2e-sitesearch&keymatch=tsc_spi#3693216

According to above E2E thread, we should wait at least 2.5us between the SPI data frame.

1. Is below statement correct?
"In any case, we should insert at least 2.5us nSCS high between the SPI data frame as shown below the SPI communication is guaranteed?"

2. If we insert at least 2.5us nSCS high, the SPI communication is guaranteed?

The tsc_spi only shows typical value, so I would like to know.

3. What is the tHI_nSCS for?

Thank you.

Regards,

Hirata

over 1 year ago

0 Shinya Morita over 1 year ago

TI__Mastermind 28445 points

Hi,

thank you for your question. I will review and feedback to you within 24hous.

regards

Shinya Morita

+1 Shinya Morita over 1 year ago in reply to Shinya Morita

TI__Mastermind 28445 points

Hi Hirata san

Here is my feedback,

1. Yes.

2. Yes.

3. Normally those timing chart comes from our template SPI timing chart. This device also use its template. If customer keep 2.5us nSCS high, tHHI_nSCS is also covered.

regards

Shinya Morita

0 Akihiro Hirata over 1 year ago in reply to Shinya Morita

TI__Expert 5310 points

Hi Morita-san,

I understood. Thank you.

For me this is confusing.

If possible I hope this is revised in the future.

I appreciate your support.

Regards,

Hirata

Motor drivers

Motor drivers forum

DRV8912-Q1: tsc_spi