Hello,
I have a query related to the VDD/GVDD pins on the DRV8412 motor controller. I have a 47uF as well as a 100n decoupling cap by the VDD pin. I'm also using 4x 1uF caps by each of the GVDD pins. I'm runing the IC in parallel full bridge mode @250kHz, with a PVDD of 24V and a VDD of 12V as suggested.
My first query is related to connecting GVDD to VDD. How come this is the preferred option? Given the transients will be generated primarily from the gate drives, could an inductor be used to isolate the regulator input (VDD) from this and reduce the 47uF recommendation?
Similarly, if an inductor is used, what is the suggested bulk cap required as 330uF seems to be a very large value.
Any clarification you could provide on the suggested bulk VDD/GVDD capacitance values would be much appreciated.
Thanks,
Anthony