• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 62 subscribers
  • Views 285 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

LP8764-Q1: How to write in the WD register for the LP8764-Q1

santiago rocha
Prodigy 10 points
Part Number: LP8764-Q1

I trying to write a register 0x405 but i send the slave address 0x48

but i see 

in the data

need to change the address according the page we need  

according to this   the slave address should change to 0x4c?

  • 0
    TI__Expert 7060 points

    Hi Santiago,

    What is the device orderable part number (OPN) you are trying to communicate? The default I2C1_ID is 0x48 as described in datasheet but per OPN the NVM can be different and also the address.

    What comes to the WD register those are addressed per I2C2_ID which is default 0x12. So if secondary I2C (GPIO2 and GPIO3) is not in use WD registers are addressed through I2C1 lines with I2C2_ID.