This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

LP8866S-Q1: Reserved Registers

Part Number: LP8866S-Q1

Hi Team,

My customer is using this device & has a couple of questions regarding the reserved registers:

1) If registers not listed in table 7-12 are modified to different values, what will happen?

2) If Bit[7:6] of the USER_CONFIG2 register are modified to anything except 0h, what will happen?

Thanks for the support!

- Andy

  • Hi, Andy

    Nothing will happen if reserve register is written.

  • Hi team,

    I am a online engineer from customer service center.

    The customer add some question,please help to answer,thanks.

    "

    04_BL_2059768- lp8866s-q1.pdf

    Attached datasheet   04_BL_2059768- lp8866s-q1.pdf

    is use for P61QR project.

    Since our BL is connect to GSML Deserializer main channel, SER side- IVI is possible to our CID BL driver IC.

    We can not use DIS_REM_CC Remote control channel disabled for deserializer to prohibit remote access from IVI side.

    According to attached datasheet ( 04_BL_2059768- lp8866s-q1.pdf ), page 43 there is the list for register that operate via I2C bus.

    There is page page 39, 40 describe programming of register. It seems only one access is possible to access register and write register value.

    In my understanding is correct. only one access from IVI is possible to over write register value?

    1) Is this all register listed on page 43 , same access cycle to write register value?

    2) If register value is over-written by IVI during normal operation, is that change is permanent or start over when BL IC is power down/up?

    3) What is happen and behavior of BL  when IVI (other SOC) take over BL driver IC via GSML I2C bus line.

    4) I have some questions about LED backlight driver LP8866S-Q1. This IC will be used in NISSAN P61QR CID project.

    "

    Best regards,

  • Hi, zhonghui

    It is better for you to open a new thread for the next time.

    1) Is this all register listed on page 43 , same access cycle to write register value?

    Yes.

    2) If register value is over-written by IVI during normal operation, is that change is permanent or start over when BL IC is power down/up?

    The change works until power down.

    3) What is happen and behavior of BL  when IVI (other SOC) take over BL driver IC via GSML I2C bus line.

    It related which command SOC write to the I2C.