Hi,
For the example shown in Figure 9. of SLUS395K, I calculate the phase of margin of current loop (explained in 8.2.2.5) to be 23 deg with the values of capacitors in Figure. 9 and 36 deg with the values calculated from equations (24) and (25). Is this an acceptable value for phase margin?