• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 62 subscribers
  • Views 85 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Original question:

LMZM33606: SYNC PIN auto mode connection?

LMZM33602: SYNC Pin Connectivity with UCD9081 and FPGA SYNC Clock - Design Review

Sagar B N
Prodigy 90 points
Part Number: LMZM33602
Other Parts Discussed in Thread: UCD9081

Hello All,

We are using LMZM33602 Power Module in our design. Please review SYNC Connectivity of the attached Schematic snippet.

LMZM33602 will be in disabled state by default because of the 10K pull-down connected to this pin. Regulator IC will be enabled by the 3.3V signal driven by UCD9081 power manager IC. LVCMOS (3.3V) 240KHz Clock generated by FPGA will be connected to EN/SYNC pin through AC Coupling capacitor. Please let us know if the schematic connection and Voltage levels will be fine for EN/SYNC feature to be used. We have also given option of Resistor divider option by placing series resistor on UCD Enable output line if the voltage generated by the UCD9081 IC needs to be reduced to meet the EN pin max voltage. Please let me know your suggestion to improve the design and for the circuit to work.