• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 63 subscribers
  • Views 97 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Original question:

TPS55289: TPS55289-Q1

I2C

Beida Song
Prodigy 190 points
Part Number: TPS55289

Hi Expert,

I find some difference between TPS55289-Q1 datasheet and real test wave about I2C communication. Below is the photo. When I set the delay time between "ack" and "DATA" as datasheet time sequence, the communication is failed. I capture the test timing sequence through GUI to EVM, there is no delay between "ack" and "DATA". Can you pls explain this difference? What is the meaning of the delay in the red box？

  • +1
    TI__Mastermind 20670 points

    Hi Brody,

    The picture in the datasheet means the SCL can be hold low to force the controller into a wait state (clock stretching). This is the I2C feature from my understanding, what is I2C waveform about the ''DELAY time'' you inserted, will it cause the I2C into stop condition?

    BRs,

    Bryce