Tool/software:
Greetings,
I'm using BQ76972 for a 4S smart battery design. The bottom three battery cells are connected between VC1 and VC0, VC2 and VC1, VC3 and VC2, respectively, while the top cell is connected between VC16/15 with VC15-4 shorted. Testing the cell balancing capabilities of the chip I observed that the balancing duty cycle is much lower for the top cell compared to the bottom three: ~36% for top cell and ~91% for the bottom three. See scope shots below:
Some context:
- Only host-controlled balancing is used (through 0x0083 CB_ACTIVE_CELLS()), automatic balancing is disabled
- Balancing resistors for all cells are 20-Ohm
- CB_LOOP_SLOW1/2 and LOOP_SLOW1/2 are disabled, ADC runs at 63ms
Question:
Is this reduction of top cell balancing duty cycle expected? If yes, what are the options to alleviate it?
This behavior produces a drastically reduced effective balancing current for the top cell, which is quite confusing. I see several other forum posts mentioning similar symptoms, but nowhere does TI explicitly acknowledge that behavior is expected. Section 10.2 of BQ76972 TRM mentions the reduced effective balancing current due to measurements but doesn't explicitly mention unequal duty cycle among cells.
- BQ76952: BQ76952 top-cell balancing current less than other cells
- BQ76942: Cell 8 and 9 on top of battery pack balance much slowly
- BQ76952: Current consumption during balancing process
Thank you in advance,
Vasily