Hi Sir
As I know we can add a cap between gate and GND to avoid glitch issue
1. Does TI have any document to describe glitch ?
2. May I know what's max value of this cap
Thanks
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Kai,
Please send a scope scot of the gate glitch you are describing. Do you have a high value gate resistor for the low side fet?
Regards,
Mathew