• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 64 subscribers
  • Views 1545 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TPS65094: TPS65094 power sequence is difference form the ones shown in TPS65094 spec

Alec Chen
Intellectual 730 points
Part Number: TPS65094

Dear Sir,

I am Alec Chen. FAE form WT. Our costumer have used TPS65094 in their design. And when they are measure the power up sequence which they fellow Intel spec for power on sequence control( please see as below, the S3/S4 signal up at the same time), they fine out  that  the  power on sequence is difference form TPS65094 spec.

Below is the power on sequence that they measure which PV1P8 power up before VDDQ, PVSM power up later than P12V, PVCC5, PVCC3 and  PVCCRAM power up earlier than VTT,VCCGI. And they didn't match the power on sequence in TPS65094 

And We find the difference between the waveform that measure and TPS65094 spec about the S3/S4 sequence . The Intel spec show S3/S4 signal are high are the at same time and TPS65094 spec show S3 and S4 are not high at the same(please see the power up sequence in the spec) and that is why there are difference power om sequence between those two.

We have explained to RD about this and they still concern about the power on sequence doesn't matching and they need TI's help to confirm the power sequence that they measured which following Intel spec is ok for TI design. Therefore, please kindly help us check the waveform that measure and let us know if that is ok . 

Above ,please kindly help us checking this and hope to hear form you soon

Cheers

Alec

  • 0
    TI__Expert 4155 points
    Alec,

    This sequencing should be fine. We designed this PMIC specifically to work with Apollo Lake, even if the specs look a little different.

    Looking at the timing diagrams the 1.8V rail is supposed to turn on before VDDQ, so there is no issue there.

    PVCCRAM can power up earlier than VTT, and VCCGI because VCCGI needs to be set through I2C, and VTT is not dependent on PVCCRAM to turn on. VTT is dependent on VDDQ which is dependent on SLPS4, while PVCCRAM is dependent on SLPS3, so if SLPS3 and SLPS4 are turned on simultaneously this is not unexpected.