• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 61 subscribers
  • Views 359 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TPS3824-Q1: Watchdog Timing Question

PY (Pengyu) Song
Expert 5860 points
Part Number: TPS3824-Q1

Hi team,

how long does it take from /RESET rising edge to where the WDI edge can be treated valid? i.e., the "blank out" period.  

Please refer to below image - 

  • 0
    TI__Genius 12630 points

    PengYu,

    There is no blank out period. As soon as /RESET deactivates to logic high, the watchdog is reinitialized. Please be sure to maintain a WDI pulse width of at least 100ns if pulsing WDI right after /RESET comes up. This will ensure the WDI signal is detected.