TDA4VM: CSITX node

Aleksandar Kecman

Prodigy 125 points

Part Number: TDA4VM

Hi everyone,

is it possible to create OpenVx application (graph) with only CSITX node and to send any data from memory?

I tried to use only CSITX node and graph execution stops in verify phase.

over 4 years ago

0 Brijesh Jadav over 4 years ago

TI__Guru**** 452285 points

Hi Aleksandar,

Yes, it is possible. Please refer to CSITX test application in the OpenVX.

Also if you could share the example, it would help to understand where is the issue.

Regards,

Brijesh

0 Aleksandar Kecman over 4 years ago in reply to Brijesh Jadav

Prodigy 125 points

Hi Brijesh,

on following link you can find more about CSITX configuration which i am talking about.

https://e2e.ti.com/support/processors-group/processors/f/processors-forum/999922/tda4vm-csitx-verify

0 Aleksandar Kecman over 4 years ago in reply to Brijesh Jadav

Prodigy 125 points

Hi Brijesh,

here is whole graph create part of the code.

I referred to the mentioned example when creating the application.

Fullscreen1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
vx_status app_create_graph(AppObj *obj)
{
    vx_status status = VX_SUCCESS;
    vx_user_data_object csitx_config;
    tivx_csitx_params_t local_csitx_config;
    uint32_t loop_id, loop_cnt, num_buf;
    vx_map_id map_id;  
    vx_int32 i,j;
    vx_imagepatch_addressing_t addr;
    uint16_t *ptr = NULL;
    uint16_t frmIdx;
    tivx_raw_image tx_frame_array_item = 0;
    tivx_raw_image_create_params_t params;
    vx_uint32 params_list_depth = 1;
    vx_graph_parameter_queue_params_t graph_parameters_queue_params_list[params_list_depth];
    APP_PRINTF("Creating graph \n");
    obj->graph = vxCreateGraph(obj->context);
    if(status == VX_SUCCESS)
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
vx_status app_create_graph(AppObj *obj)
{
    vx_status status = VX_SUCCESS;
    vx_user_data_object csitx_config;
    tivx_csitx_params_t local_csitx_config;
    uint32_t loop_id, loop_cnt, num_buf;
    vx_map_id map_id;  
    vx_int32 i,j;
    vx_imagepatch_addressing_t addr;
    uint16_t *ptr = NULL;
    uint16_t frmIdx;
    tivx_raw_image tx_frame_array_item = 0;
    tivx_raw_image_create_params_t params;
    vx_uint32 params_list_depth = 1;

    vx_graph_parameter_queue_params_t graph_parameters_queue_params_list[params_list_depth];

    APP_PRINTF("Creating graph \n");

    obj->graph = vxCreateGraph(obj->context);
    if(status == VX_SUCCESS)
    {
        status = vxGetStatus((vx_reference) obj->graph);
    }
    if(VX_SUCCESS == status)
    {
        APP_PRINTF("Graph successfully created!\n");
    }
    else
    {
        printf("Error: vxCreateGraph returned 0x%d \n", status);
    }

    APP_PRINTF("Initializing params for CSITX node \n");


    params.width = CSITX_IMAGE_WIDTH;
    params.height = CSITX_IMAGE_HEIGHT;
    params.num_exposures = 1;
    params.line_interleaved = vx_true_e;
    params.format[0].pixel_container = TIVX_RAW_IMAGE_16_BIT;
    params.format[0].msb = 13;
    params.meta_height_before = 0;
    params.meta_height_after = 0;
        
    raw_image_exemplar = tivxCreateRawImage(obj->context, &params);

    rect.start_x = 0;
    rect.start_y = 0;
    rect.end_x = CSITX_IMAGE_WIDTH;
    rect.end_y = CSITX_IMAGE_HEIGHT;

    obj->tx_frame = vxCreateObjectArray(obj->context, (vx_reference)raw_image_exemplar, NUM_CHANNELS);

    printf("Initializing Transmit Buffers...\n");
    for (frmIdx = 0U ; frmIdx < NUM_CHANNELS ; frmIdx++)
    {
        tx_frame_array_item = (tivx_raw_image)vxGetObjectArrayItem(obj->tx_frame , frmIdx);
        /* Initialize raw_image with running pattern using WRITE ONLY MAP */
        tivxMapRawImagePatch(tx_frame_array_item, &rect, 0U, &map_id, &addr, (void **)&ptr,
                                        VX_WRITE_ONLY, VX_MEMORY_TYPE_HOST, TIVX_RAW_IMAGE_PIXEL_BUFFER);
        //ASSERT(ptr != NULL);
        for (i = 0; i <CSITX_IMAGE_HEIGHT; i++)
        {
            for(j=0; j<CSITX_IMAGE_WIDTH; j++)
            {
                ptr[((i*CSITX_IMAGE_HEIGHT)+j)] = (j + frmIdx);
            }
        }
        /* Do cache operations on each buffer to avoid coherency issues */
        appMemCacheWb(ptr, (CSITX_IMAGE_HEIGHT * CSITX_IMAGE_WIDTH * sizeof(uint16_t)));
        tivxUnmapRawImagePatch(tx_frame_array_item, map_id);
        tivxReleaseRawImage(&tx_frame_array_item);
    }
    printf("Initializing Transmit Buffers Done.\n");
    

/*CSITX node configuration*/
/***********************************************************************************************************/

    tivx_csitx_params_init(&local_csitx_config);
    local_csitx_config.numInst                          = 1U;
    local_csitx_config.numCh                            = NUM_CHANNELS;
    local_csitx_config.instId[0U]                       = CSITX_INST_ID;
    local_csitx_config.instCfg[0U].rxCompEnable         = (uint32_t)vx_true_e;
    local_csitx_config.instCfg[0U].rxv1p3MapEnable      = (uint32_t)vx_true_e;
    local_csitx_config.instCfg[0U].laneBandSpeed        = TIVX_CSITX_LANE_BAND_SPEED_770_TO_870_MBPS;
    local_csitx_config.instCfg[0U].numDataLanes         = 4U;
    
    for (uint8_t loopCnt = 0U ;
        loopCnt < local_csitx_config.instCfg[0U].numDataLanes ;
        loopCnt++)
    {
        local_csitx_config.instCfg[0U].lanePolarityCtrl[loopCnt] = 0U;
    }
    
    for (uint8_t loopCnt = 0U; loopCnt < NUM_CHANNELS; loopCnt++)
    {
        local_csitx_config.chVcNum[loopCnt]   = loopCnt;
        local_csitx_config.chInstMap[loopCnt] = CSITX_INST_ID;
    }

/************************************************************************************************************/

    csitx_config = vxCreateUserDataObject(obj->context, "tivx_csitx_params_t", sizeof(tivx_csitx_params_t), &obj->local_csitx_config);
    APP_PRINTF("csitx_config = 0x%p \n", csitx_config);

    /* Creating CSITX Node */
    APP_PRINTF("Creating CSITX node \n");
    obj->csitx_node = tivxCsitxNode(obj->graph, csitx_config, obj->tx_frame);
    APP_PRINTF("obj->csitx_node = 0x%p \n", obj->csitx_node);

    if(status == VX_SUCCESS)
    {
        status = vxReleaseUserDataObject(&csitx_config);
    }
    
    if(status == VX_SUCCESS)
    {
        if(vx_true_e == tivxIsTargetEnabled(TIVX_TARGET_CSITX))
        {
            status = vxSetNodeTarget(obj->csitx_node, VX_TARGET_STRING, TIVX_TARGET_CSITX);
            printf("Node target set!!\n");
        }
        else
        {
            printf("Error: TIVX_TARGET_%s disabled!\n", TIVX_TARGET_CSITX);
            status = VX_FAILURE;
        }
    }  

    //int graph_parameter_num = 0;

    /* input @ node index 1, becomes graph parameter 0 */
    add_graph_parameter_by_node_index(obj->graph, obj->csitx_node, 1);

    /* set graph schedule config such that graph parameter @ index 0 is enqueuable */
    
    graph_parameters_queue_params_list[0].graph_parameter_index = 0;
    graph_parameters_queue_params_list[0].refs_list_size = 1;
    graph_parameters_queue_params_list[0].refs_list = (vx_reference*)&(obj->tx_frame);

    if(status == VX_SUCCESS)
    {
        status = tivxSetGraphPipelineDepth(obj->graph, 1);
    }
    
    if(status == VX_SUCCESS)
    {
        printf("Set graph pipeline depth successfuly !\n");
    }
    else
    {
        printf("Error occured during pipline depth setting %d\n", status);
    }

    /* Schedule mode auto is used, here we dont need to call vxScheduleGraph
     * Graph gets scheduled automatically as refs are enqueued to it
     */

    if(status == VX_SUCCESS)
    {
        status = vxSetGraphScheduleConfig(obj->graph,
                        VX_GRAPH_SCHEDULE_MODE_QUEUE_AUTO,
                        params_list_depth,
                        graph_parameters_queue_params_list
                        );
    }
    APP_PRINTF("vxSetGraphScheduleConfig done\n");

    status = vxVerifyGraph(obj->graph);
    if(status == VX_SUCCESS)
    {
        printf("Graph successfully verified!");
    }
    else
    {
        printf("Error code for verify %d", status);
    }

    if(status == VX_SUCCESS)
    {
        status = tivxExportGraphToDot(obj->graph, ".", "uc_ser_bring_up_Graph");
    }

    APP_PRINTF("app_create_graph exiting\n");

    return status;

}

Best regards,

Aleksandar

0 Brijesh Jadav over 4 years ago in reply to Aleksandar Kecman

TI__Guru**** 452285 points

Hi Aleksandar,

ok let me check your code and get back to you.

Regards,

Brijesh

0 Brijesh Jadav over 4 years ago in reply to Brijesh Jadav

TI__Guru**** 452285 points

Hi Aleksandar,

What is the value of NUM_CHANNELS in the graph?

Can you please make sure that it is set to 1?

Also typically one reference in the parameter list is not sufficient. can create an array of object array tx_frame and then call verifygraph?

Please refer to the existing usecease in the ti-processor-sdk-rtos-j721e-evm-07_01_00_11\tiovx\kernels_j7\hwa\test\test_csitx_csirx.c file to understand how to setup CSITX.

Regards,

Brijesh

0 Aleksandar Kecman over 4 years ago in reply to Brijesh Jadav

Prodigy 125 points

Hi Brijesh,

NUM_CHANNELS is set to 1. We have solved the issue with verify graph, application now passes successfully this phase. We have found some problems with your driver code, precisely the register(CSL_CTRL_MMR0_CFG0_BASE + CSL_MAIN_CTRL_MMR_CFG0_DPHY_TX0_CTRL) which is used to select CSI output instead of DSI output isn't configured correctly. It's value is 0x0 instead of 0x1. We found out that this register should be unlocked before writing new value to it. Also we had an issue with CSITX task creation, specifically this function tivxPlatformCreateTargetId((vx_enum)TIVX_TARGET_ID_CSITX, 16, "TIVX_CSITX", 8u) that is being executed on RTOS proccessor R5F does not actually create that Task. We figured out thet the priority of 8 was the issue so we raised the priority to 15 and now Task is being created successfully. We also noticed the same issue with creating custom kernels where priority needs to be raised.

Regards,

Aleksandar

+1 Brijesh Jadav over 4 years ago in reply to Aleksandar Kecman

TI__Guru**** 452285 points

Hi Aleksandar,

Thanks for the update.

Lets continue our discussion on the other thread and close this thread.

Regards,

Brijesh

Processors

Processors forum

TDA4VM: CSITX node