Hello, I'm attempting to use the SYNC feature of the PRU-ICSSG IEP peripheral to generate a periodic output pulse that is synchronized with an external FPGA. The FPGA communicates with the PRU using SPI, and some of the SPI data will tell the AM6442 how much to adjust the phase of the SYNC output to maintain synchronization.
So far I've managed generate an output on SYNC0 at the desired frequency using cyclic mode. However, I cannot figure out how to adjust the phase of the SYNC output. Adjusting CMP1 doesn't work, and the TRM has a comment on page 3586 that says "Cyclic generation cannot be used for network time synchronized applications because only the CMP1/CMP2 hit occurs in the compensated time domain." But the TRM doesn't provide any alternatives.
What ways are there to adjust the IEP SYNC phase? I believe this must be possible because the TI PRU Ethernet firmware on the AM6442 supports IEEE 1588 with a 1pps output. What I'm trying to do is very similar. How does the TI firmware adjust the phase of the SYNC signal?