This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

AM6548: UDMA and INTR resource allocation for secure A53 host

Part Number: AM6548
Other Parts Discussed in Thread: SYSCONFIG

Hello,

I am working on a system based on AM6548 in which a subset of the Cortex-A53 cores will run in TrustZone secure state.  (This approach was recommended by TI to support use of the hardware "firewalls" to partition resources between CPU core clusters.)

The A53 cores will run a commercial real-time operating system which requests resources including UDMA and INTR from the system firmware running on the DMSC.  This is done by using the TI SCI remote procedure call mechanism.  The OS provides a driver to support the TI SCI protocol commands required to manage UDMA and INTR resources.

I understand that the TI SCI protocol for the secure host differs from the protocol for non-secure host with respect to (1) secure proxy channel ID, (2) host ID, and (3) the presence of a checksum.  I have modified the OS TI SCI driver to support sending and receiving TI SCI requests from the secure host, and this is generally working as expected.  For example, I can manage clocks from the secure host using the modified TI SCI driver.

However, when I use the driver to request UDMA and INTR resources, it is not working as expected.  

In particular, the TI SCI "get resource range" request is returning the empty set for both UDMA and INTR resources when issued by the secure A53 host (host ID 10, using secure proxy channels 1 and 2).

I expect we need to re-build the resource configuration table provided to the system firmware by the MCU application so that it reserves a range of UDMA and INTR resources for the secure A53 host.

Is that sufficient?  If not, what else is required?  In any case, please can TI provide some guidance on configuring UDMA and INTR resources for the secure A53 host.

Thanks,

Ian