Hi TI Expert,
I have exactly the same goal and problem as in this referred thread: TDA4VM: Confusion about ECC for DDR Subsystem - Processors forum - Processors - TI E2E support forums
Goal: Enabling DDR ECC for checking SEC/DED errors and report them via ESM interrupts.
And there are further doubts from me based on this thread:
I can see three DDR related ECC aggregators in SDL ECC module, and the corresponding ESM interrupts to them:
I can simply enable them from application layer via SDL_ECC_init(). But I these three ECC AGGRs are not for DDR Inline ECC data error events, right?
If so, then what is purpose for those three ECC AGGRs and should I enable them?
For inline ECC for DDR,
I will need to enable the inline ECC also according to 11.5. Enabling TI’s inline ECC for DDR — Processor SDK QNX J721E.
According to the statement " The inline ECC uses ECC Aggregator interrupts to indicate detection of errors." The DDR inline ECC will trigger the above ESM interrupts for notification.
Once the inline ECC of DDR0 is enabled, any SEC/DED for DDR will directly trigger the below two ESM interrupts:
298 DDR0_DDRSS_DRAM_ECC_CORR_ERR_LVL_0
299 DDR0_DDRSS_DRAM_ECC_UNCORR_ERR_LVL_0
No addition configurations are needed once the inline ECC for DDR is enabled, and the inline ECC to ESM path is already set up. Right?
Thank you so much for your patience.