AM6421: AM6421 AND DP83822

Narasimha Rao

Part Number: AM6421
Other Parts Discussed in Thread: AM6442, SYSCONFIG, TMDS64DC01EVM

Hi,

AM6442: Porting enet_icssg_loopback_am64x to ICSSG0

We are trying to Use enet_icssg_loopback AND enet_lwip_icssg_am64x-evm_r5fss0-0_freertos_ti-arm-clang from SDK mcu_plus_sdk_am64x_08_06_00_45 test on AM64X EVM board to connect TI DP83822 EVM . The connection is made on HSE connector to DP83822 via IO Link Board.

Here is the patch to enable ICSSG0 for enet-loopback-test.

/cfs-file/__key/communityserver-discussions-components-files/791/Siemens_5F00_icssg0_5F00_enet_5F00_loopback_5F00_patch.zip

Steps I followed to verify the patch are:

============================================================

1. Locate the patch file "NoRTOS_ICSSG0_patch.patch" and move it to the installed location of the SDK or the working repository.

for Example: In my setup, It is "C:\ti\mcu_plus_sdk_am64x_08_06_00_45"

2. Use the command 'git apply NoRTOS_ICSSG0_patch.patch' to apply the patch.

If patching is successful

3. Open following project in CCS

"C:\ti\mcu_plus_sdk_am64x_08_06_00_45\examples\networking\enet_loopback\enet_icssg_loopback\am64x-evm\r5fss0-0_nortos"

4. Please confirm sysconfig should reflect changes under Enet(ICSS)

It should be "Instance = ICSSG0"

I went to sysconfig, changed the Enet (ICSS) setting Instance from ICSSG1 t0 ICSSG0 and tried to recompile.

It is was success.

But when we run the application we are not getting any data on td0~td3 lines.

Please try to help us in resolving the issue.

Thank you

7 months ago

0 Ashwani Goel 7 months ago

TI__Genius 17520 points

Hi Narasimha Rao,

Thanks for your query.

Narasimha Rao said:
It is was success.

It means below test is passing for ICSSG0 on your setup after applying pacth?

Narasimha Rao said:
enet_icssg_loopback AND enet_lwip_icssg_am64x-evm_r5fss0-0_freertos_ti-arm-clang

Below test case is for PHY loopback not external loopback

Narasimha Rao said:
enet_icssg_loopback

Best Regards

Ashwani

0 Narasimha Rao 7 months ago in reply to Ashwani Goel

Intellectual 440 points

Hi Ashwani,

Thank you for the reply.

We are using PHY Loopback example only. We are successful only in compilation for ICSSG0 using he patch below

/cfs-file/__key/communityserver-discussions-components-files/791/Siemens_5F00_icssg0_5F00_enet_5F00_loopback_5F00_patch.zip

and we are using LOPPBACK_TYPE_PHY option in the code.

Please help us in resolving the issue.

Rgds

T Narasimha Rao

0 Ashwani Goel 7 months ago in reply to Narasimha Rao

TI__Genius 17520 points

Narasimha Rao said:
we are using LOPPBACK_TYPE_PHY option in the code.

As PHY is in internal loopback mode. You will not be able to get frames out.

Looks to be expected behavior?

Best Regards

Ashwani

0 Narasimha Rao 7 months ago in reply to Ashwani Goel

Intellectual 440 points

Hi Ashwani,

We are checking at input of PHY on td0_td3 lines i.e out lines lines from SOC.

we are using ICSSG0 not ICSSG1.

Please help us in resolving the issue.

Rgds

T Narasimha Rao

0 Ashwani Goel 7 months ago in reply to Narasimha Rao

TI__Genius 17520 points

But you are getting "enet_icssg_loopback" test pass for ICSSG0 after your changes ?

Best Regards

Ashwani

0 Narasimha Rao 7 months ago in reply to Ashwani Goel

Intellectual 440 points

Hi,

No we are not getting any output.

0 Ashwani Goel 7 months ago in reply to Narasimha Rao

TI__Genius 17520 points

Can you share screenshot of the error you are getting ?

Best Regards

Ashwani

0 Narasimha Rao 7 months ago in reply to Narasimha Rao

Intellectual 440 points

Background

We wanted to test the PHY DP83822 on EVM board. For the interface and testing we are using TI AM64x EVM board and IOlink TMDS64DC01EVM breakout board to connect over HSE connector.

We were able to connect the board and same is in the Picture.

We have Connected PRG0_PRU0 Signals from J2 on AM64X EVM to DP83822 EVM via IO link breakout board.

Tried enet_icssg_loopback_am64x-evm_r5fss0-0_nortos_ti-arm-clang Reference Example Application for testing MII Loopback.

Challenge: Unable to communicate with PHY

Observations

We were able to see TX_CLK
Observed that PHY RX_CLK of 2.5MHz from PHY.
No other signals from AM64x to PHY board.

As we understand the AM64x HSE is using ICSSG0 and the same was programmed in test application.

Before LoopBack

BMCR (0x0000) = 0x3100

BMSR (0x0001) = 0x7849

PHYIDR1 (0x0002) = 0x2000

PHYIDR2 (0x0003) = 0xa240

ANAR (0x0004) = 0x01e1

ANLPAR (0x0005) = 0x0000

ANER (0x0006) = 0x0004

ANNPTR (0x0007) = 0x2001

ANLNPTR (0x0008) = 0x0000

CR1 (0x0009) = 0x0000

CR2 (0x000A) = 0x0100

CR3 (0x000B) = 0x1000

REGCR (0x000D) = 0x0000

ADDAR (0x000E) = 0x0000

FLDS (0x000F) = 0x0000

PHYSTS (0x0010) = 0x0002

PHYSCR (0x0011) = 0x0108

MISR1 (0x0012) = 0x0000

MISR2 (0x0013) = 0x0800

FCSCR (0x0014) = 0x0000

RECR (0x0015) = 0x0000

:BISCR (0x0016) = 0x0100

RCSR (0x0017) = 0x0241

LEDCR1 (0x0018) = 0x0400

PHYCR (0x0019) = 0x8021

10BTSCR (0x001A) = 0x0000

BICSR1 (0x001B) = 0x007d

BICSR2 (0x001C) = 0x05ee

CDCR (0x001E) = 0x0102

PHYRCR (0x001F) = 0x0000

MLEDCR (0x0025) = 0x0000

COMPT (0x0027) = 0x2001

COMPT (0x003E) = 0x0102

PTPCFG (0x003F) = 0x0000

(0x0040) = 0x3100

TXCPSR (0x0042) = 0x2000

IOCTRL (0x461U) = 0x0410

SOR1 (0x467U) = 0x4ec3

SOR2 (0x468U) = 0x0000

After Loopback Enabled changed register values

BMCR (0x0000) = 0x7100

BMSR (0x0001) = 0x7849

PHYSTS (0x0010) = 0x000a

PHYCR (0x0019) = 0x0021

0 Ashwani Goel 7 months ago in reply to Narasimha Rao

TI__Genius 17520 points

Hi Narasimha Rao ,

Thanks for details.

But we will not be able to reproduce the issue on our side as we do not support driver for DP83822 PHY.

I can just suggest you to check whether you are able to run ICSSG0 based PRU IO example on break out board to confirm your setup upto breakout board ?

https://software-dl.ti.com/mcu-plus-sdk/esd/AM64X/08_06_00_45/exports/docs/api_guide_am64x/EXAMPLES_PRU_IO.html

Best Regards

Ashwani

0 Narasimha Rao 7 months ago in reply to Ashwani Goel

Intellectual 440 points

Hi Ashwani,

Thank you for the support.

The DP83822 diver we will handle.

But our issue is we are not able to communicate from AM64X EVM connector J2 (HSE Connector) to IO link Board to DP83822 EVM. over ICSSG0.

We request your support to help us in enabling the interface ICSSG0 on AM64X EVM.

Thank you.

0 Ashwani Goel 7 months ago in reply to Narasimha Rao

TI__Genius 17520 points

Hi Narasimha,

We are planning to test ICSSG0 (MII) in our next sdk release (tentatively mid December).

Best Regards

Ashwani

0 Avinash Dev N 7 months ago in reply to Ashwani Goel

Prodigy 65 points

Hi Ashwani,

Will the new SDK come with Profinet RT patch ??

0 Ashwani Goel 7 months ago in reply to Avinash Dev N

TI__Genius 17520 points

Hi Avinash,

Can you please raise a separate query as the follow up question is not related to the original one ?

Thanks

Processors

Processors forum

AM6421: AM6421 AND DP83822