This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TDA4VM: TDA4VM: pcie output refclk not work.

Part Number: TDA4VM
Other Parts Discussed in Thread: TDA4VL

Hi, I apply hardware and software modification according to : [FAQ] TDA4VM: TDA4VM/DRA829V: routing PCIE reference clock externally - Processors forum - Processors - TI E2E support forums, but no clk detected.

we are using sdk8.6 with EVM - TDA4VM and the modifications we make to the hardware are:

The clock selection scheme is as follows:

The EP device on the opposite end is an FPGA platform and is ready for use

Related content about PCIe in the device tree

Fullscreen
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
// arch/arm64/boot/dts/ti/k3-j721e-main.dtsi
pcie0_rc: pcie@2900000 {
compatible = "ti,j721e-pcie-host";
reg = <0x00 0x02900000 0x00 0x1000>,
<0x00 0x02907000 0x00 0x400>,
<0x00 0x0d000000 0x00 0x00800000>,
<0x00 0x10000000 0x00 0x00001000>;
reg-names = "intd_cfg", "user_cfg", "reg", "cfg";
interrupt-names = "link_state";
interrupts = <GIC_SPI 318 IRQ_TYPE_EDGE_RISING>;
device_type = "pci";
ti,syscon-pcie-ctrl = <&scm_conf 0x4070>;
max-link-speed = <3>;
num-lanes = <2>;
power-domains = <&k3_pds 239 TI_SCI_PD_EXCLUSIVE>;
clocks = <&k3_clks 239 1>;
clock-names = "fck";
#address-cells = <3>;
#size-cells = <2>;
bus-range = <0x0 0xff>;
vendor-id = <0x104c>;
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

dmesg log are normal, but we do not see linkup log...

Fullscreen
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
root@tda4vm-sk:~# dmesg|grep pci
[ 1.258506] j721e-pcie 2900000.pcie: host bridge /bus@100000/pcie@2900000 ranges:
[ 1.266178] j721e-pcie 2900000.pcie: IO 0x0010001000..0x0010010fff -> 0x0010001000
[ 1.274455] j721e-pcie 2900000.pcie: MEM 0x0010011000..0x0017ffffff -> 0x0010011000
[ 1.282732] j721e-pcie 2900000.pcie: IB MEM 0x0000000000..0xffffffffffff -> 0x0000000000
[ 1.291653] j721e-pcie 2910000.pcie: host bridge /bus@100000/pcie@2910000 ranges:
[ 1.299337] j721e-pcie 2910000.pcie: IO 0x0018001000..0x0018010fff -> 0x0018001000
[ 1.307613] j721e-pcie 2910000.pcie: MEM 0x0018011000..0x001fffffff -> 0x0018011000
[ 1.315895] j721e-pcie 2910000.pcie: IB MEM 0x0000000000..0xffffffffffff -> 0x0000000000
[ 1.873071] j721e-pcie 2900000.pcie: host bridge /bus@100000/pcie@2900000 ranges:
[ 1.880620] j721e-pcie 2900000.pcie: IO 0x0010001000..0x0010010fff -> 0x0010001000
[ 1.888752] j721e-pcie 2900000.pcie: MEM 0x0010011000..0x0017ffffff -> 0x0010011000
[ 1.896885] j721e-pcie 2900000.pcie: IB MEM 0x0000000000..0xffffffffffff -> 0x0000000000
[ 1.907327] CXY ######## PCIE j721e_pcie_probe:655 ret:[0]
[ 1.912803] CXY ######## PCIE j721e_pcie_probe:669 ret:[0]
[ 2.912740] j721e-pcie 2900000.pcie: PCI host bridge to bus 0000:00
[ 2.919007] pci_bus 0000:00: root bus resource [bus 00-ff]
[ 2.924481] pci_bus 0000:00: root bus resource [io 0x0000-0xffff] (bus address [0x10001000-0x10010fff])
[ 2.933940] pci_bus 0000:00: root bus resource [mem 0x10011000-0x17ffffff]
[ 2.940823] pci 0000:00:00.0: [104c:b00d] type 01 class 0x060400
[ 2.946818] pci_bus 0000:00: 2-byte config write to 0000:00:00.0 offset 0x4 may corrupt adjacent RW1C bits
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

In case of debug and testing, the following registers had be checked using devmem2 utility on the Linux command prompt 

Fullscreen
1
2
3
4
5
6
root@tda4vm-sk:~# devmem2 0x00118090
Memory mapped at address 0xffff92f68000.
Read at address 0x00118090 (0xffff92f68090): 0x01000000
root@tda4vm-sk:~# devmem2 0x00108070
Memory mapped at address 0xffffa0b23000.
Read at address 0x00108070 (0xffffa0b23070): 0x00000100
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

No new EP devices have appeared after lspci, just RC bridge

Fullscreen
1
2
3
root@tda4vm-sk:~# lspci
00:00.0 Class 0604: 104c:b00d
00:00.0 Class 0604: 104c:b00d
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Using an oscilloscope to measure the differential signal of refclk, there was no clock signal between the pins

Please help me solve the reason why there is no reflk signal and why the EP device cannot be recognized.

Thank you