AM6548: AM6548 U-boot - Load Firmware onto R5_1 (rproc 1)

Benjamin Roytburd

Part Number: AM6548

Tool/software:

Hello,

It seems I am unable to load firmware using rproc within U-boot on the AM6548 R5F core 1. I have attempted to disable lockstep using a similar method described in this thread:

https://e2e.ti.com/support/processors-group/processors/f/processors-forum/770144/ccs-am6548-can-not-connect-to-mcu_pulsar_cortex_r5_1

But it seems that any firmware that I attempt to load onto r5_1 (rproc load 1) causes U-boot to hang. Similarly if I use any memory past 0x70100000 in my linker script for firmware applications.

Is there something else I need to enable within U-boot? I am able to load these applications over CCS that use memory range 0x70100000 with size 0xF2000. Perhaps there is a GEL script whose behavior I should be porting to the U-boot init?

Thanks,
Ben

12 days ago

0 Benjamin Roytburd 12 days ago

Intellectual 260 points

At least according to the AM65xx SBL this memory range should be unused, so I am very confused as to why U-boot hangs when I attempt to use this memory:

software-dl.ti.com/.../boot_k3.html

0 Krunal Bhargav34 11 days ago in reply to Benjamin Roytburd

TI__Mastermind 35725 points

Hi,

Our subject expert is out of office and will respond to your query once he is back.

Regards,
Krunal

0 Benjamin Roytburd 11 days ago in reply to Krunal Bhargav34

Intellectual 260 points

I'd like to keep this thread open until I solve the issue, but this seems very related:
https://e2e.ti.com/support/processors-group/processors/f/processors-forum/985142/tmdx654idkevm-msmc_ram-l3cache-sram---how-and-where-to-change-change-mapping/3640269#3640269

Seems as though I may need to rebuild the sysfw so that the last 1 MB of SRAM is not used as an l3-cache

0 Benjamin Roytburd 11 days ago in reply to Benjamin Roytburd

Intellectual 260 points

I wonder can we just remove the MSMC L3 cache entirely? Or does the sysfw need it?

0 Benjamin Roytburd 10 days ago in reply to Benjamin Roytburd

Intellectual 260 points

I ended up following instructions from here:

https://software-dl.ti.com/jacinto7/esd/processor-sdk-linux-jacinto7/07_02_00_07/exports/docs/linux/How_to_Guides/FAQ/How_to_Configure_MSMC_memory.html

and here:

https://software-dl.ti.com/processor-sdk-linux/esd/AM65X/08_02_00_02/exports/docs/linux/Overview_Top_Level_Makefile.html?highlight=sysfw

And this let me use all 2 MB of MSMC on target! msmc_cache_size must be set to 0, but upon rebuilding the sysfw binary in the Linux SDK and reloading it on my board, all RAM is available! I have no need for l3-cache in my app, so I just deleted device tree references.

Processors

Processors forum

AM6548: AM6548 U-boot - Load Firmware onto R5_1 (rproc 1)