• State Resolved
  • Locked Locked
  • Replies 6 replies
  • Subscribers 102 subscribers
  • Views 521 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DDR3 Memory Sharing Between Two TMS3206678 Devices?

Ybe
Prodigy 35 points
Other Parts Discussed in Thread: TMS320C6678

Hi,

I would like to know if it is possible to share the DDR3 memory between two TMS320C6678 connected together through Hyperlink bus? If yes, is there any documentation showing/describing that topology (application note, reference design...)?

  • 0
    TI__Mastermind 30825 points

    Ybe,

    Yes, you can share the DDR3 memory between two TMS320C6678, one directly via it's MSMC interface, and the other DSP over the HyperLink can have full access to the DSP w/ the DDR3 on it's MSMC interface and can access that DDR3 memory.

    I know we are working on example code and applications notes showing how this is imlemented but they're not available at this time.

    Best Regards,

    Chad

  • 0 in reply to Chad Courtney
    Prodigy 35 points

    Hi Chad,

    Thanks for the answers. Do you have an idea of when the applications notes will be ready?

    Regards

  • 0 in reply to Ybe
    TI__Mastermind 30825 points

    Unfortunately I do not have a target date at this point in time.

    Best Regards,
    Chad

  • 0 in reply to Chad Courtney
    Prodigy 200 points

    Hi Chad,

    Is it correct to say that in a 2 DSPs with shared DDR3 topology (via Hyperlink), the memory region allocated for the DDR3-less DSP would be 256MB maximum?

    Thanks.

  • 0 in reply to Avi Elbaz
    TI__Mastermind 30825 points

    I don't believe that would be the case, but let me ping someone who's more versed in the specific implementation.

    Best Regards,

    Chad

  • 0 in reply to Chad Courtney
    TI__Mastermind 30825 points

    Here are some more details/clarifications.  A single CorePac with a given MPAX setting can only view 256MB memory maximum for the remote DDR for that MPAX setting.  Multiple CorePacs can view different 256MB DDR memory address. MPAX will remap the 256MB based on the privID to any portion of the address region within 8 GB DDR space.  Note that you can reprogram the CorePac to view other areas if needed.

    Best Regards,
    Chad