• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 100 subscribers
  • Views 562 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TMS320C672x EMIF bus with FPGA

Prad
Expert 1125 points

 

Hi,

 

In our application we have to connect two TMS320C672x to a FPGA through EMIF,

in order to save the FPGA ports, we are connecting with a common bus to FPGA as shown below,

I would like to know that, when one of the DSP is active and using this common bus,

should the other DSP's EMIF kept in high impedance?

 

Thankyou in advance.

 

  • 0
    TI__Mastermind 27861 points

    This hookup will be an issue for you.  According to the EMIF user guide, the EMIF always drives the data bus when EMIF is idle.  This is done to avoid floating pins.  The EMIF stops driving the data bus during reads.  See "Data Bus Parking" in the C672x EMIF user guide (SPRU711).