• State TI Thinks Resolved
  • Locked Locked
  • Replies 2 replies
  • Answers 1 answer
  • Subscribers 101 subscribers
  • Views 851 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

AIF2 CPRI LTE 10MHz AxC mapping

Angelo Bonifacio64136
Prodigy 245 points
Other Parts Discussed in Thread: TCI6638K2K

Hi,

I have a question regarding the mapping of the AxC samples in 10 MHz LTE configuration of CPRI protocol using AIF2 on TCI6638K2K.

I'd like to set the following mapping on CPRI link 0 (link rate = 4x):

 //For 15.36MHz  {AxC0, AxC1, AxC0, AxC1, AxC0, AxC1, AxC0, AxC1, null , null , null , null , null , null , null , null}

I have changed the following part of code:

   PeLinkSetup.PeCpriDualBitMap.DbmX = 15;

   PeCommonSetup.ChIndex0       [0] = 0;
   PeCommonSetup.bEnableChIndex0[0] = TRUE;
   PeCommonSetup.CpriPktEn0     [0] = FALSE;

   PeCommonSetup.ChIndex0       [1] = 1;
   PeCommonSetup.bEnableChIndex0[1] = TRUE;
   PeCommonSetup.CpriPktEn0     [1] = FALSE;

   PeCommonSetup.ChIndex0       [2] = 0;
   PeCommonSetup.bEnableChIndex0[2] = TRUE;
   PeCommonSetup.CpriPktEn0     [2] = FALSE;

   PeCommonSetup.ChIndex0       [3] = 1;
   PeCommonSetup.bEnableChIndex0[3] = TRUE;
   PeCommonSetup.CpriPktEn0     [3] = FALSE;

   PeCommonSetup.ChIndex0       [4] = 0;
   PeCommonSetup.bEnableChIndex0[4] = TRUE;
   PeCommonSetup.CpriPktEn0     [4] = FALSE;

   PeCommonSetup.ChIndex0       [5] = 1;
   PeCommonSetup.bEnableChIndex0[5] = TRUE;
   PeCommonSetup.CpriPktEn0     [5] = FALSE;

   PeCommonSetup.ChIndex0       [6] = 0;
   PeCommonSetup.bEnableChIndex0[6] = TRUE;
   PeCommonSetup.CpriPktEn0     [6] = FALSE;

   PeCommonSetup.ChIndex0       [7] = 1;
   PeCommonSetup.bEnableChIndex0[7] = TRUE;
   PeCommonSetup.CpriPktEn0     [7] = FALSE;

   PdLinkSetup.PdCpriDualBitMap.DbmX = 15;
  
    PdLinkSetup.CpriDmaCh[0]       = 0;       
    PdLinkSetup.bEnableCpriX[0]    = TRUE;                          
    PdLinkSetup.bEnableCpriPkt[0]  = FALSE;                       
    PdLinkSetup.Cpri8WordOffset[0] = 0;

    PdLinkSetup.CpriDmaCh[1]       = 1;       
    PdLinkSetup.bEnableCpriX[1]    = TRUE;                          
    PdLinkSetup.bEnableCpriPkt[1]  = FALSE;                       
    PdLinkSetup.Cpri8WordOffset[1] = 0;

    PdLinkSetup.CpriDmaCh[2]       = 0;       
    PdLinkSetup.bEnableCpriX[2]    = TRUE;                          
    PdLinkSetup.bEnableCpriPkt[2]  = FALSE;                       
    PdLinkSetup.Cpri8WordOffset[2] = 0;   

    PdLinkSetup.CpriDmaCh[3]       = 1;       
    PdLinkSetup.bEnableCpriX[3]    = TRUE;                          
    PdLinkSetup.bEnableCpriPkt[3]  = FALSE;                       
    PdLinkSetup.Cpri8WordOffset[3] = 0;

    PdLinkSetup.CpriDmaCh[4]       = 0;       
    PdLinkSetup.bEnableCpriX[4]    = TRUE;                          
    PdLinkSetup.bEnableCpriPkt[4]  = FALSE;                       
    PdLinkSetup.Cpri8WordOffset[4] = 0;
   

    PdLinkSetup.CpriDmaCh[5]       = 1;       
    PdLinkSetup.bEnableCpriX[5]    = TRUE;                          
    PdLinkSetup.bEnableCpriPkt[5]  = FALSE;                       
    PdLinkSetup.Cpri8WordOffset[5] = 0;

    PdLinkSetup.CpriDmaCh[6]       = 0;       
    PdLinkSetup.bEnableCpriX[6]    = TRUE;                          
    PdLinkSetup.bEnableCpriPkt[6]  = FALSE;                       
    PdLinkSetup.Cpri8WordOffset[6] = 0;
   

    PdLinkSetup.CpriDmaCh[7]       = 1;       
    PdLinkSetup.bEnableCpriX[7]    = TRUE;                          
    PdLinkSetup.bEnableCpriPkt[7]  = FALSE;                       
    PdLinkSetup.Cpri8WordOffset[7] = 0;

But unfortunately it does not work correctly. Could you help me to set the correct PE and PD parameters in order to to match the indicated configuration ?

Thanks.

Best Regards.

  • 0
    TI__Guru* 81335 points
    Response may be delayed due to holidays in USA. Thank you for your patience.
  • 0
    TI__Mastermind 21025 points
    Hi Angelo,

    This should probably be moved to the private forums.

    It's a bit difficult to debug with only a piece of the configuration. Perhaps you can reduce the number of AxCs/mapping and try to get that working first. (start with 1, then 2, etc). If you look at Table 3-2 and Figure 3-4 of the AIF2 User Guide (SPRUHL2A), you'll see that for 10Mhz LTE with 4x link rate, AIF2 supports 4 AxCs per link, with a mapping of AxC0, AxC1, AxC2, AxC3 per frame. AxCs are mapped to PD/PE channels. UG Section 9.1.4 shows a similar configuration 4x LTE (ignore the RT stuff for 2 DSPs(devices)).

    -dave