This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

CCS/TMS320C6748: TMS320C6748 EMIF transfer rate problem

Part Number: TMS320C6748

Tool/software: Code Composer Studio

Hi Sir/Madam,

We are using TI TMS320C6748 DSP for development purposes in our project.

Firstly, we aimed to configure CPU speed as 450 Mhz and EMIF speed as 25 Mhz.

For that purpose, we used below values for FPGA EMIF (EMIFA_CE4CFG register)

In order to to configure CPU speed as 450 Mhz and EMIF speed as 25 Mhz, we set up PLL0 register with below values;

Then we run a simple code which sends 10 bytes (1,0,1,0...). But 1 byte transfer rate was bigger than 800 ns.

We tried different values for "write strobe" and the most efficient transfer rate became 710 ns as shown below Oscilloscope analysis (shown with yellow line).

We did not understand why the transfer rate is so much. We expected much more small transfer rates for data transfer on EMIF bus.

Could you please help us about this issue? We are open for recommendations.

Thanks in advance.

Best Regards

Ahmet

  • Hello Ahmet,

    Are you using a custom board or one of our EVMs?
  • Hi,

    We are using our custom board.
  • Hi Ahmet,

    Have you explored using DMA instead of a for loop?
    I do not see any scope capture attached.
    Are you using EMIFA with a clock (synchronous)? A scope capture will prove the clock frequency. It can run faster than 25MHz. Are you limited to 25MHz on the other end?

    Regards,
    Mark
  • We are using EMIFA asynchronously. We have not tried DMA.  You can find the oscilloscope screen below.

    Yellow signal is bit 0 and blue signal is write enable. When we change the strobe values blue signal is also changing. Blue signal time length can be as small as one clock but data can not be faster than below.

  • Hi Ahmet,

    Perhaps as a simple debugging step, can you enable the clock (by using synchronous instead of asynch) and scope it so we know the peripheral is running at the expected internal clock rate?

    Can you provide a register dump of the EMIF registers during the access? Hit a breakpoint and use the CCS register view to dump the regs.

    I will be back in office next week to investigate this further.

    Regards,
    Mark
  • Hi Ahmet,

    Did you make any more progress on this issue? I'd like to close it out.

    Regards,
    Mark