• State Resolved
  • Locked Locked
  • Replies 5 replies
  • Subscribers 100 subscribers
  • Views 185 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

AM3354: SI issue with new DDR3

Hayden Kim
Genius 15580 points
Part Number: AM3354

For a reason, after changing DDR3 device (from A to B) on the board, signal integrity issue (timing out of spec) happened.

(With the new DDR3 device, software leveling was done and applied.)

The system uses single DDR3 device interfaced with AM3354.

Do you have any idea how to solve the SI timing issue, in this case?

Thanks and regards,

Hayden

  • 0
    TI__Guru**** 393215 points

    Please provide full details.

  • 0 in reply to Biser Gatchev-XID
    TI__Genius 15580 points

    Hi Biser,

    * Changed DDR3 device, same capacity, different part name

    * When checking signal timing, "Write CLK-DQS" was over the ddr specification

    * [Q] Is there way to control (adjust) the CLK-DQS timing value?

     

    Thanks and regards,

    Hayden

  • 0 in reply to Hayden Kim
    TI__Guru* 80880 points

    Hayden, there may be several reasons for your issue.  Do both the devices have the same timing, same speed grade, etc.  Ultimately, you would have to fill out the EMIF tool spreadsheet as you did with the original device.  The EMIF tool for AM335x can be found here:  http://www.ti.com/lit/pdf/sprack4   The link to the spreadsheet can be found in this document.  Please note this doc was recently updated to facilitate customer DDR3 configuration.

    If you still see issues, please post the spreadsheet and your configuration, which can be extracted using a DSS script found here:  https://git.ti.com/cgit/sitara-dss-files/am335x-dss-files/tree/

    Use am335x-ddr-analysis.dss and follow direction in the README file

    Regards,

    James

  • 0 in reply to JJD
    TI__Genius 15580 points

    Thank you, James,

    They finished EMIF tool spreadsheet, and they applied Software Leveling also.

    There was no issue with running memory test long period.

    In this case, is it possible to adjust the signal timing to meet the Signal Integrity?

    Thanks and regards,

    Hayden

  • 0 in reply to Hayden Kim
    TI__Guru* 80880 points

    Hayden, you cannot adjust specific timing parameters.  The spreadsheet will provide the proper configuration for the EMIF, as long as the parameters were input correctly.  If you are still seeing timing violations, there may be an issue in how it is being measured.  Can you give more details on this?  

    Regards,

    James